ul50at_mb_r20_1016_final

Size: px
Start display at page:

Download "ul50at_mb_r20_1016_final"

Transcription

1 UL0T Penryn SFF 9 ufg LOK GENERTOR RTMT- FN & THERML SENSOR IO OR FS 00MHz LVS RT HMI GS Express ufg R SRM 00 MHz STNR R IMM REVERSE R IMM zalia MI X ONLY INT MI EXT MI Line out INT SPK." H IO OR L9 udio odec ST zalia EMEE ONTROLLER ITE IH9M SFF 9 ufg LP MHz US.0 X US PI-E IO OR LOR U- 0/00/000 LN controller theros R MINIR Half Mini ard WiFi/WiMX US.0 * R REER RJ POWER VORE SYSTEM I/O_.0VS I/O_R & VTT IOS ROM INTERNL K & TP LUETOOTH MER I/O_+.VS HRGER US.0 * SUSTeK OMPUTER IN. lock iagram ustom UL0T ate: Friday, October, 009 Sheet of 9.0

2 E UL0 SHEMTI Revision. PGE ontent SYSTEM PGE REF. PU-PENRYN ULV FS () PU-PENRYN ULV POWER () PU-PITORS IM-R SO-IMM HNNEL IM-R SO-IMM HNNEL 9 IM-R VREF & TERMINTION 0 N_-GS-HOST () N_-GS-MI () N_-GS-ISPLY () N_-GS-R US () N_-GS-POWER () N_-GS-POWER () N_-GS- () N_-GS-STRPPING () 0 S_IH9M-H, IE, LP () S_IH9M-PI,PIE,MI,US() S_IH9M-GPIO, PMGT () S_IH9M-POWER_ () S_IH9M-SPI ROM & HP () 9 LK-RTMT--GRT 0 K-ITE ROM-IOS ROM, K ONNETOR INTERNL SPEKER ONNETOR EUG PORT LVS ONNETOR HYIR SWITH 0 THERML SENSOR, FN ONNETOR ST H/O ONNETOR ISHRGE IRUIT 0 -IN/T-IN ONNETOR LUETOOTH ONNETOR ME_SREW HOLE, SMT NUT SU OR ONNETOR OR to OR ONNETOR 9 History 9 Power On Sequence PGE ontent POWER PGE REF. 0_POWER_VORE _POWER_SYSTEM _POWER_I/O_+.0VS _POWER_I/O_R & VTT _POWER_I/O_+.VS _POWER_HRGER 90_POWER_ETET 9_POWER_LO SWITH 9_POWER_PROTET 9_POWER_SIGNL 9_POWER_FLOWHRT SUSTeK OMPUTER IN. Page Reference ustom UL0T ate: Friday, October, 009 Sheet of 9 E.0

3 0 H_#[:0] 0 H_#[:] 0 H_REQ#[:0] H_#[:0] H_#[:] H_REQ#[:0] T00 T00 0 H_ST#0 0 H_ST# 0 H_0M# 0 H_FERR# 0 H_IGNNE# 0 H_STPLK# 0 H_INTR 0 H_NMI 0 H_SMI# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# T00 T009 U00 P []# S# V []# NR# W []# PRI# T []# []# EFER# []# RY# T [9]# SY# [0]# []# R0# []# []# IERR# E []# INIT# []# []# LOK# Y ST[0]# RESET# R REQ[0]# RS[0]# R REQ[]# RS[]# U REQ[]# RS[]# P REQ[]# TRY# W REQ[]# HIT# N []# HITM# K []# G [9]# PM[0]# T [0]# PM[]# K []# PM[]# T []# PM[]# H []# PRY# F []# PREQ# J []# TK H []# TI M []# TO P []# TMS R [9]# TRST# J [0]# R# L []# M []# U []# P []# R []# PROHOT# N ST[]# THRM THRM 0M# FERR# THERMTRIP# F0 IGNNE# F STPLK# 9 LINT0 LINT E SMI# V RSV0 Y RSV0 G RSV0 L RSV0 J9 RSV0 F RSV0 H RSV0 LK[0] LK[] M J L N F J M 0 N G K H K L H F H_IERR# H_PURST# Y XP_PM#0 XP_PM# XP_PM# Y XP_PM# V0 XP_PM# V XP_PM# V XP_TK W XP_TI U XP_TO W XP_TMS V XP_TRST# T0 J XP_R# H_PROHOT_S# 0 T00 T00 H_S# 0 H_NR# 0 H_PRI# 0 H_EFER# 0 H_RY# 0 H_SY# 0 H_R0# 0 RN00 OHM H_INIT# 0 H_LOK# 0 H_PURST# 0 H_RS#0 0 H_RS# 0 H_RS# 0 H_TRY# 0 H_HIT# 0 H_HITM# 0 +VP PU_THRM_XP 0 PU_THRM_XN 0 H_THRMTRIP#,,0 LK_PU_LK 9 LK_PU_LK# 9 lose to PU Reserved for the S reboot issue 00 0.UF/0V H_PURST# R00 KOhm % R UF/0V +VP R00 KOhm % Zo= Ohm, 0." max for GTL_REF R. 0 H_STN#0 0 H_STP#0 0 H_INV#0 0 H_STN# 0 H_STP# 0 H_INV# 9 PU_SEL0 9 PU_SEL 9 PU_SEL H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# GTL_REF U00 F0 [0]# []# P G []# []# R E []# []# H0 J []# []# F0 H0 J []# []# H []# []# G G9 []# []# F E H []# [9]# L []# [0]# M K [9]# []# N N [0]# []# M0 T0 []# []# K0 M0 []# []# G G []# []# P0 M []# []# N L []# []# L K0 STN[0]# STN[]# K J STP[0]# STP[]# L P0 INV[0]# INV[]# J P []# []# V V0 T []# [9]# V []# [0]# V0 [9]# []# U R [0]# []# W W []# []# R N []# []# U []# []# []# []# Y 0 []# []# T0 0 []# []# []# [9]# 9 []# [0]# Y0 [9]# []# 0 Y [0]# []# T []# []# U U STN[]# STN[]# Y0 W STP[]# STP[]# Y R INV[]# INV[]# LK 00 H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# FS SELSELSEL H_STN# 0 H_STP# 0 H_INV# 0 H_STN# 0 H_STP# 0 H_INV# 0 W H_OMP0 R00.Ohm % GTLREF OMP[0] E E H_OMP TEST OMP[] R00.9Ohm % 0 H_OMP TEST OMP[] E R00.Ohm % H_OMP R009.9Ohm % TEST OMP[] F E T00 TEST Y0 H_PRSTP# TEST PRSTP# G H_PRSTP#,0,0 H_PSLP# TEST PSLP# H_PSLP# 0 H_PWR# PWR# H_PWR# 0 H_PWRG SEL[0] PWRGOO E H_PWRG 0 SEL[] SLP# 0 H_PUSLP# 0 SEL[] PSI# 0 T0 SU900/SU900 omp 0,: Zo=. Ohm, trace length < 0." omp,: Z0= Ohm, trace length < 0." SU900/SU900 +VP H_PROHOT_S# +VP RN00 OHM Q00 UMKN 00 SSPT Q00 UMKN THRO_PU 0 PWRLIMIT_PU PWRLIMIT_PU# 0 H_PWRG R00 KOhm L_TRL_LK L_TRL_T XP_PM# XP_PM# XP_PWRG H_TESTIN# XP_TK J00 PM# PM# PM# PM# PM# 0 PWRGOO PM0# 9 RESERVE VTT LK0 GLKp KL GLKn 0 9 RESET# SL R# S TO TRST# N 0 TK TI 9 TMS TO_ON_P G000 XP_PM# XP_PM# XP_PM# XP_PM#0 LK_ITP_LK LK_ITP_LK# XP_PURST# XP_R# XP_TO XP_TRST# XP_TI XP_TMS Stuff when use ITP : R00,R0, R0, R0, R0, R0, R0, R0, R09, R00, R0, RN9 LK_ITP_LK 9 LK_ITP_LK# 9 R0 KOhm R0 R0 KOhm H_PURST# RSTON# H_TESTIN# R0.9Ohm % XP_PM# R0.9Ohm % XP_PM# R0.9Ohm % XP_TI R0.9Ohm % XP_TO R0.9Ohm % XP_TMS R09.9Ohm % XP_TK R00.9Ohm % XP_TRST# R0.9Ohm % +VS +VP RSTON# R00, R0 Place close to PU SUSTeK OMPUTER IN. PENRYN ULV FS ustom UL0T ate: Friday, October, 009 Sheet of 9.0

4 +V_PU H_VI H_VI0 H_VI H_VI H_VI H_VI H_VI H_VI0 H_VI H_VI H_VI H_VI H_VI H_VI +VP +VP +VORE +VORE +VP +VORE +.VS +VORE +VP VR_VI,0 VR_VI,0 VR_VI0,0 VR_VI,0 VR_VI,0 VR_VI,0 VR_VI 0 VSENSE 0 VSSSENSE 0 ate: Sheet of Friday, October, 009 SUSTeK OMPUTER IN. PENRYN ULV POWER.0 UL0T 9 ate: Sheet of Friday, October, 009 SUSTeK OMPUTER IN. PENRYN ULV POWER.0 UL0T 9 ate: Sheet of Friday, October, 009 SUSTeK OMPUTER IN. PENRYN ULV POWER.0 UL0T 9 VSENSE, VSSSENSE trace at. ohm with mils spacing. Place PU and P within " of PU. 0 m R. R. RN00 RN00 RN00 KOHM RN00 KOHM RN00 RN00 RN00 RN00 RN00 KOHM RN00 KOHM RN00 RN00 VSS G VSS G VSS G VSS J VSS J VSS9 J VSS0 L VSS L VSS L VSS N VSS N VSS N VSS R VSS R VSS R VSS9 U VSS0 U VSS U VSS W VSS W VSS W VSS VSS VSS VSS VSS9 VSS90 VSS9 E VSS9 E VSS9 E VSS9 G VSS9 G VSS9 G VSS9 J VSS9 J VSS99 J VSS00 L VSS0 L VSS0 L VSS0 N VSS0 N VSS0 N VSS0 R VSS0 R VSS0 R VSS09 U VSS0 U VSS U VSS W VSS W VSS W VSS VSS VSS VSS VSS9 VSS0 VSS VSS 9 VSS E9 VSS E VSS G9 VSS G VSS J9 VSS J VSS9 L9 VSS0 L VSS N9 VSS N VSS R9 VSS R VSS U9 VSS U VSS W9 VSS W VSS9 9 VSS0 VSS 9 VSS VSS E9 VSS E VSS G9 VSS G VSS J9 VSS J VSS9 L9 VSS0 L VSS N9 VSS N VSS R9 VSS R VSS U9 VSS U VSS W9 VSS W VSS9 9 VSS0 VSS 9 VSS VSS VSS VSS E VSS G VSS H0 VSS M VSS9 J VSS0 L VSS N VSS M0 VSS T VSS R VSS U VSS W VSS T0 VSS Y VSS9 VSS0 VSS VSS Y0 VSS 0 VSS H VSS E VSS G VSS J VSS H0 VSS9 M VSS90 L VSS9 N VSS9 R VSS9 M0 VSS9 T VSS9 V VSS9 W VSS9 W VSS9 Y VSS99 U VSS00 W VSS0 T0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS09 VSS0 E9 VSS F VSS G9 VSS H VSS K VSS K VSS M VSS M VSS P VSS9 P VSS0 T VSS T VSS V VSS V VSS U VSS Y VSS Y VSS VSS VSS9 VSS0 VSS F VSS F VSS H VSS H VSS K VSS K VSS M VSS M VSS9 P VSS0 P VSS T VSS T VSS U9 VSS V VSS U VSS W9 VSS Y VSS 9 VSS9 VSS0 9 VSS VSS VSS VSS E VSS G VSS J VSS L VSS N VSS9 R VSS0 U VSS W VSS VSS VSS E VSS G VSS J VSS L VSS N VSS9 R VSS0 U VSS W VSS VSS VSS VSS E VSS G VSS W VSS VSS9 VSS0 VSS 9 VSS 9 VSS VSS VSS VSS VSS VSS 9 VSS9 VSS90 VSS9 VSS9 VSS9 VSS9 9 VSS9 U00E SU900/SU900 U00E SU900/SU900 RN00 KOHM RN00 KOHM RN00 RN00 R00 0 % R00 0 % RN00 RN00 00 SL00 00 SL UF/V UF/V 00 0UF/.V 00 0UF/.V VSS VSS F VSS VSS VSS F VSS H VSS K VSS M VSS9 P VSS0 T VSS V VSS Y VSS VSS VSS F VSS H VSS K VSS M VSS9 P VSS0 Y VSS V VSS T VSS V VSS Y VSS VSS VSS 9 VSS E9 VSS9 G VSS0 H VSS J9 VSS L9 VSS M VSS N9 VSS R9 VSS T VSS U9 VSS W9 VSS9 Y VSS0 9 VSS 9 VSS VSS E9 VSS G9 VSS H VSS J9 VSS L9 VSS M VSS9 N9 VSS0 R9 VSS R VSS T VSS U9 VSS U VSS W9 VSS W VSS 9 VSS VSS9 0 VSS0 VSS VSS H VSS VSS K VSS M VSS M VSS P VSS T VSS9 V VSS0 T VSS Y VSS VSS VSS Y VSS VSS F VSS H VSS H VSS9 K VSS0 M VSS P VSS M VSS R VSS U VSS V VSS W VSS W VSS Y VSS9 T VSS90 V VSS9 VSS9 VSS9 VSS9 VSS9 VSS9 9 VSS9 VSS9 E9 VSS99 E VSS00 G9 VSS0 G VSS0 E VSS0 G VSS0 J9 VSS0 J VSS0 L9 VSS0 L VSS0 N9 VSS09 N VSS0 J VSS L VSS N VSS R9 VSS R VSS U9 VSS U VSS R VSS U VSS9 W9 VSS0 W VSS W VSS 9 VSS VSS 9 VSS VSS VSS VSS E9 VSS9 E VSS0 G9 VSS G VSS J9 VSS J VSS E VSS G VSS J VSS L9 VSS L VSS9 N9 VSS0 N VSS L VSS N VSS R9 VSS R VSS R VSS U9 VSS U VSS W9 VSS9 W VSS0 U VSS W VSS 9 VSS VSS 9 VSS VSS VSS VSS VSS9 VSS0 VSS E VSS E VSS E U00 SU900/SU900 U00 SU900/SU900 R00 0 % R00 0 % RN00 KOHM RN00 KOHM RN00 RN00 RN00 KOHM RN00 KOHM RN00 KOHM RN00 KOHM V0 V0 V0 V0 V0 V0 V0 V0 F V09 F V0 H V H V K V K V M V M V P V P V T V9 T V0 V V V V Y V Y V V V V V F V9 F V0 H V H V K V K V M V M V P V P V T V9 T V0 V V V V Y V Y V V V V V V9 V0 0 V V V F V F V H V H V 0 V F0 V9 H0 V0 K V K V M V M V K0 V M0 V P V P V T V9 T V0 V V V V P0 V T0 V V0 V Y V Y V V V9 V0 V Y0 V 0 V 0 V F V F V H V H V F0 V9 H0 V90 K V9 K V9 M V9 M V9 P V9 P V9 K0 V9 M0 V9 P0 V99 T V00 T V0 V V0 V V0 Y V0 Y V0 T0 V0 V0 V0 Y0 V0 V09 V0 V V 0 V 0 V M V P V T V V V Y V9 V0 VP F VP G VP9 J VP0 K VP L VP N VP P VP VP VP VP E VP E VP9 F VP0 G VP F VP H VP J VP L VP N VP K VP R VP U VP9 P VP0 V VP W VP VP VP VP E VP G VP J VP F VP9 L VP0 N VP K VP P VP VP VP VP VP VP E VP9 F VP0 F VP G VP H VP H VP J VP K VP K VP L VP L VP9 M VP0 N VP N VP K0 VP P VP P VP R VP R VP T VP U VP9 U VP0 V VP V VP W VP W VP P0 VP V0 VP Y VP VP VP9 VP90 VP9 VP9 VP9 VP9 0 VP9 E VP9 E VP9 F VP9 F VP99 G VP00 G VP0 H VP0 J VP0 J VP0 F0 VP0 K VP0 K VP0 L VP0 L VP09 N VP0 N VP P VP R VP R VP K0 VP P0 VP U VP U VP L9 VP9 L VP0 N9 VP N VP R9 VP R VP U9 VP U VP W9 VP W VP 9 VP9 VP0 9 VP VP E9 VP E VP G9 VP G VP J9 VP J VP L9 VP9 L VP0 N9 VP N VP R9 VP R VP VP U00F SU900/SU900 U00F SU900/SU900 RN00 RN00 RN00 KOHM RN00 KOHM V F V G V H V J V K V L V M V N V9 P V0 R V T V U V V V W V Y V V V V9 V0 E V F V G V H V J V K V L V M V N V9 P V0 R V T V T V U V V V Y V V V V9 0 V0 V V 0 V F0 V F V H0 V H V V F V9 H V0 K0 V K V M0 V M V K V M V P0 V P V T0 V9 T V0 V0 V V V P V T V V V Y0 V Y V 0 V V9 0 V0 V Y V V V F0 V F V H0 V H V F V9 H V0 K0 V K V M0 V M V P0 V P V K V M V P V9 T0 V90 T V9 V0 V9 V V9 Y0 V9 Y V9 T V9 V V9 Y V9 0 V99 V00 0 VP J VP E VP G VP J VP K VP L VP N VP P VP9 R VP0 U VP V VP W VP VP VP VP E V V VI[0] VI[] VI[] 0 VI[] VI[] VI[] VI[] Y VSENSE VSSSENSE U00 SU900/SU900 U00 SU900/SU900 RN00 KOHM RN00 KOHM

5 +VORE for Ultra Low Voltage PU TP 0W + E00 00UF/.V UF/.V 0UF/.V 0UF/.V 0UF/.V 0UF/.V 0UF/.V 0UF/.V 0UF/.V UF/.V 0UF/.V R. ecoupling guide from Intel VORE 0uF mount *pcs 0.uF mount *pcs VP uf * pcs 0uF * pcs V 0.0uF * pcs 0uF * pcs +VP +VP ecoupling apacitor (Place near PU) + E00 00UF/.V 0 0UF/.V R UF/0V 0 0.UF/0V 0 0.UF/0V 0 0.UF/0V 0 0.UF/0V,,0, UF_PLT_RST# +VP R00 0KOhm R00 0KOhm R00 Ohm Q00 PMS90,,0 H_THRMTRIP# E FORE_OFF# 0,,9 R. SUSTeK OMPUTER IN. PU PITORS ustom UL0T ate: Friday, October, 009 Sheet of 9.0

6 R. +VS VR_VI0 VR_VI VR_VI0,0 VR_VI,0 +VS 0KOhm RN00 Q00 UMKN 0KOhm RN00 Q00 UMKN 0KOhm RN00 VISEL0 Q00 UMKN VISEL Q00 UMKN +VP +VS Q00 VISELSW# UMKN VISELSW# Q00 UMKN 0KOhm RN00 Q00 UMKN Q00 UMKN Q0 UMKN Q0 UMKN Q0 UMKN Q0 UMKN +VS 0KOhm RN00 VR_VI VR_VI VR_VI,0 VR_VI,0 +VS 0KOhm RN00 VIPUPSW# Q0 UMKN RN00 KOhm RN00 KOhm RN00 KOhm RN00 KOhm RN00 KOhm RN00 KOhm RN00 KOhm RN00 KOhm VISEL Q00 UMKN Q00 UMKN VISEL Q00 UMKN Q00 UMKN Q0 UMKN VR_VI0 VR_VI VR_VI VR_VI VR_VI VR_VI VISELSW# Q00 UMKN VISELSW# Q00 UMKN VISEL0 VISEL GPIO GPIO +VS 0KOhm RN00 VR_VI Q00 UMKN VR_VI VR_VI,0 VR_VI,0 +VS 0KOhm RN00 Q00 UMKN VISEL VISEL VISEL VISEL VIPUPSW# GPIO GPIO GPIO GPIO GPIO VISEL Q00 UMKN VISEL Q00 UMKN VISELSW# GPIO VISELSW# Q009 UMKN VISELSW# Q009 UMKN SUSTeK OMPUTER IN. UL0T Friday, October, 009 ate: Sheet of 9.0

7 M M M M M 0 M 9 M 0 M M M M M M M Q M Q9 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q0 M Q M Q M Q0 M Q0 M Q M Q M Q M Q M Q M Q0 M Q9 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q9 M Q M Q M Q M Q M Q9 M Q9 M Q M Q M Q M Q[0..] M M M QS M QS M QS M M M M M QS M M M M M M M QS# M QS# M QS M QS# M QS# M QS# M M M M0 M QS# M QS#[:0] M QS#0 M QS M QS# M QS M QS[:0] M M M QS0 M_LK_R#0 M_LK_R0 M_LK_R# M_LK_R +VS +.V +.V +.V +0.V +0.V M S M S0 M S M_S#0 M_S# M_LK_R M_LK_R0 M_LK_R# M_LK_R#0 M_KE0 M_KE M RS# M S# M WE# M_OT M_OT0 M M[..0] M QS#[:0] M QS[:0] SM_LK_S,,,9 SM_T_S,,,9 M [:0] M Q[0..] M_RMRST#, PM_EXTTS#0 M_VREF_IMM0 9 M_VREFQ_IMM0 9 ate: Sheet of ustom Friday, October, 009 SUSTeK OMPUTER IN. R SO-IMM.0 UL0T 9 ate: Sheet of ustom Friday, October, 009 SUSTeK OMPUTER IN. R SO-IMM.0 UL0T 9 ate: Sheet of ustom Friday, October, 009 SUSTeK OMPUTER IN. R SO-IMM.0 UL0T 9 SWP SWP SWP SWP SWP SWP SWP SWP Place near SO-IMM_ UF/0V 00 0.UF/0V R00 R00 0 UF/.V 0 UF/.V 00 0.UF/0V 00 0.UF/0V 00 0UF/.V 00 0UF/.V 0 0PF/0V c00 0 0PF/0V c UF/.V 00 0UF/.V 0.UF/.V 0.UF/.V 0 0.UF/0V 0 0.UF/0V 0 0.UF/0V 0 0.UF/0V 00 UF/.V 00 UF/.V 00 UF/.V 00 UF/.V 0.UF/.V 0.UF/.V 00 0.UF/0V 00 0.UF/0V 00 0.UF/0V 00 0.UF/0V 0 0UF/.V 0 0UF/.V 00 0.UF/0V 00 0.UF/0V 009.UF/.V 009.UF/.V 00 0UF/.V 00 0UF/.V 0 UF/.V 0 UF/.V 09 0.UF/0V 09 0.UF/0V /P 0 /# S# K0# 0 K# 0 K0 0 K 0 KE0 KE M0 M M M M M M 0 M Q0 Q Q0 Q Q Q Q Q Q 9 Q Q Q9 Q Q0 0 Q Q 0 Q Q Q 9 Q Q 9 Q Q9 Q Q0 Q 0 Q 9 Q Q Q Q 0 Q Q 0 Q9 Q Q0 Q 9 Q Q 9 Q Q Q Q 0 Q Q9 Q Q0 Q Q Q Q Q Q Q Q 9 Q9 9 Q Q0 0 Q Q 9 Q 9 Q Q Q9 QS#0 0 QS# QS# QS# QS# QS# QS# 9 QS# QS0 QS 9 QS QS QS QS QS QS S# S0# OT 0 OT0 WE# RS# 0 S 0 S0 9 SL 0 S 00 RESET# 0 U00 R_IMM_0P G00W R IMM 0P,.V,.H,REV U00 R_IMM_0P G00W R IMM 0P,.V,.H,REV 0 0PF/0V c00 0 0PF/0V c UF/0V 0 0.UF/0V EVENT# N N NP_N 0 NP_N 0 TEST V V0 00 V 0 V 0 V V V V V V V V V V V V 9 V 9 V9 99 VSP 99 VREF VREFQ VSS9 VSS 0 VSS 9 VSS VSS 9 VSS 9 VSS0 90 VSS VSS9 9 VSS VSS VSS 9 VSS VSS VSS VSS VSS VSS0 VSS 9 VSS9 VSS VSS VSS VSS 0 VSS VSS VSS 9 VSS VSS0 VSS VSS9 VSS VSS VSS VSS VSS VSS VSS VSS 0 VSS0 VSS VSS9 VSS 9 VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VTT 0 VTT 0 U00 R_IMM_0P U00 R_IMM_0P

8 M M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q0 M Q M Q0 M Q M Q M Q M Q M Q9 M Q M Q9 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q9 M Q M Q M Q M Q M Q[0..] M Q M Q M Q M Q9 M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q M Q0 M Q M Q M Q M Q M Q M QS[:0] M QS# M QS# M QS M QS#[:0] M QS M QS# M QS# M M0 M QS#0 M QS0 M QS# M QS M QS# M QS# M QS M M M QS M QS M M M M M M M QS M M M M M M M M 9 M M M M M M M M 0 M 0 M M M M_LK_R# M_LK_R M_LK_R# M_LK_R +VS +.V +VS +.V +.V +0.V +0.V M S M RS# M_S# M_KE M S# M_KE M S0 M_LK_R# M_S# M_LK_R M_LK_R# M_LK_R M S M WE# M [:0] M_OT M_OT M M[..0] M QS#[:0] M QS[:0] SM_LK_S,,,9 SM_T_S,,,9 M_RMRST#, PM_EXTTS# M Q[0..] M_VREF_IMM 9 M_VREFQ_IMM 9 ate: Sheet of ustom Friday, October, 009 SUSTeK OMPUTER IN. R SO-IMM.0 UL0T 9 ate: Sheet of ustom Friday, October, 009 SUSTeK OMPUTER IN. R SO-IMM.0 UL0T 9 ate: Sheet of ustom Friday, October, 009 SUSTeK OMPUTER IN. R SO-IMM.0 UL0T 9 SWP SWP SWP SWP SWP SWP SWP SWP Place near SO-IMM_ 0 0PF/0V c00 0 0PF/0V c00 0.UF/.V 0.UF/.V 00 UF/.V 00 UF/.V 0 0.UF/0V 0 0.UF/0V 00 0.UF/0V 00 0.UF/0V 009.UF/.V 009.UF/.V 00 0.UF/0V 00 0.UF/0V /P 0 /# S# K0# 0 K# 0 K0 0 K 0 KE0 KE M0 M M M M M M 0 M Q0 Q Q0 Q Q Q Q Q Q 9 Q Q Q9 Q Q0 0 Q Q 0 Q Q Q 9 Q Q 9 Q Q9 Q Q0 Q 0 Q 9 Q Q Q Q 0 Q Q 0 Q9 Q Q0 Q 9 Q Q 9 Q Q Q Q 0 Q Q9 Q Q0 Q Q Q Q Q Q Q Q 9 Q9 9 Q Q0 0 Q Q 9 Q 9 Q Q Q9 QS#0 0 QS# QS# QS# QS# QS# QS# 9 QS# QS0 QS 9 QS QS QS QS QS QS S# S0# OT 0 OT0 WE# RS# 0 S 0 S0 9 SL 0 S 00 RESET# 0 U00 R_IMM_0P G00K R IMM 0P,.V,.H,ST U00 R_IMM_0P G00K R IMM 0P,.V,.H,ST 00 0UF/.V 00 0UF/.V R00 0KOhm R00 0KOhm R00 R UF/0V 00 0.UF/0V 00 UF/.V 00 UF/.V 0 0.UF/0V 0 0.UF/0V 00 0UF/.V 00 0UF/.V 00 0UF/.V 00 0UF/.V 00 0.UF/0V 00 0.UF/0V 0 0UF/.V 0 0UF/.V EVENT# N N NP_N 0 NP_N 0 TEST V V0 00 V 0 V 0 V V V V V V V V V V V V 9 V 9 V9 99 VSP 99 VREF VREFQ VSS9 VSS 0 VSS 9 VSS VSS 9 VSS 9 VSS0 90 VSS VSS9 9 VSS VSS VSS 9 VSS VSS VSS VSS VSS VSS0 VSS 9 VSS9 VSS VSS VSS VSS 0 VSS VSS VSS 9 VSS VSS0 VSS VSS9 VSS VSS VSS VSS VSS VSS VSS VSS 0 VSS0 VSS VSS9 VSS 9 VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VTT 0 VTT 0 U00 R_IMM_0P U00 R_IMM_0P 0 0.UF/0V 0 0.UF/0V 0.UF/.V 0.UF/.V 0 UF/.V 0 UF/.V 09 0.UF/0V 09 0.UF/0V 0 0PF/0V c00 0 0PF/0V c UF/0V 00 0.UF/0V 0 UF/.V 0 UF/.V

9 R. From R/VTT Power ircuit +.V 0.V_VTT_REF_ 0.V_VTT_REF 0.V_VTT_REF_R R090 R090 R090 KOhm 0.V_VTT_REF % r00_h r00_h Place lose to N +.V 0.V_VTT_REF 0mils M_VREF_IMM UF/0V R090 KOhm % SL R090 KOhm % To N 0.V_VTT_REF_ 0.V_VTT_REF_ 0mils SL SL M_VREF_IMM M_VREFQ_IMM UF/0V R090 KOhm % SL M_VREFQ_IMM R. R. SUSTeK OMPUTER IN. R VREF ustom UL0T ate: Friday, October, 009 Sheet 9 of 9.0

10 H_#[:] H_#[:] H_REQ#[:0] H_REQ#[:0] H_#[:0] H_#[:0] +VP R00 OHM % R00 0 % H_SWING 00 0.UF/0V R00.9Ohm % H_ROMP +VP 00 0.UF/0V R00 KOhm % R00 KOhm % H_PURST# H_PUSLP# T00 T00 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_SWING H_ROMP N_PUSLP# HVREF U00 J H_#_0 H H_#_ L H_#_ J H_#_ H H_#_ G H_#_ K0 H_#_ K H_#_ L H_#_ M0 H_#_9 M H_#_0 N H_#_ L H_#_ K H_#_ M H_#_ K H_#_ P H_#_ W9 H_#_ V H_#_ V H_#_9 P0 H_#_0 W H_#_ N9 H_#_ P H_#_ U9 H_#_ V H_#_ U H_#_ W H_#_ V0 H_#_ U H_#_9 W H_#_0 U H_#_ H_#_ 9 H_#_ Y H_#_ Y0 H_#_ H_#_ 9 H_#_ 0 H_#_ H_#_9 H_#_0 H_#_ H_#_ H_#_ Y H_#_ 0 H_#_ H_#_ H_#_ H_#_ E H_#_9 H_#_0 H_#_ E H_#_ G9 H_#_ G H_#_ E H_#_ K H_#_ F H_#_ J9 H_#_ H H_#_9 F H_#_0 H H_#_ J H_#_ E9 H_#_ H_SWING H_ROMP J H_PURST# G9 H_PUSLP# L H_VREF K H_VREF 90 HOST H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_9 H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_9 H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_9 H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_S# H_ST#_0 H_ST#_ H_NR# H_PRI# H_REQ# H_EFER# H_SY# HPLL_LK HPLL_LK# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H_INV#_0 H_INV#_ H_INV#_ H_INV#_ H_STN#_0 H_STN#_ H_STN#_ H_STN#_ H_STP#_0 H_STP#_ H_STP#_ H_STP#_ H_REQ#_0 H_REQ#_ H_REQ#_ H_REQ#_ H_REQ#_ H_RS#_0 H_RS#_ H_RS#_ L F G J K F J9 J G9 J L L9 G 0 K F K0 F0 F 0 9 F0 9 9 E H0 J G H F L9 N G K N F L M Y F J L G G F F G H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_S# H_ST#0 H_ST# H_NR# H_PRI# H_R0# H_EFER# H_SY# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H_INV#0 H_INV# H_INV# H_INV# H_STN#0 H_STN# H_STN# H_STN# H_STP#0 H_STP# H_STP# H_STP# H_RS#0 H_RS# H_RS# T00 T00 LK_MH_LK 9 LK_MH_LK# 9 SUSTeK OMPUTER IN. N GS HOST ustom UL0T ate: Friday, October, 009 Sheet 0 of 9.0

11 +.V U00 R0 KOhm % SM_ROMP_VOH R0.0KOHM % SM_ROMP_VOL R0 KOhm % 0.UF/.V 0.UF/.V 0 0.0UF/V 0 0.0UF/V 9 MH_SEL0 9 MH_SEL 9 MH_SEL MH_FG_ MH_FG_ MH_FG_ MH_FG_9 MH_FG_0 MH_FG_ MH_FG_ MH_FG_ MH_FG_9 MH_FG_0 PMSYN#_MH PMSYN#,0,0 H_PRSTP# PM_EXTTS#_0 PM_EXTTS#0 PM_EXTTS#_ PM_EXTTS# PM_PWROK_MH,0 PM_PWROK SL0,,0, UF_PLT_RST# 00,,0 H_THRMTRIP#,0 PM_PRSLPVR +VS PM_EXTTS#_0 0KOHM RN0 PM_EXTTS#_ 0KOHM RN0 J L J L N M0 K0 L F 0 J9 W 0 E9 F0 F N P T N K G G J L L F J K L L K K J F J9 L9 Y9 K K 9 G E H K K L L L9 L L L K K H E G RSV RSV RSV RSV RSV RSV RSV RSV RSV9 RSV RSV RSV RSV0 RSV RSV RSV RSV ME_JTG_TK ME_JTG_TI ME_JTG_TO ME_JTG_TMS FG_0 FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_9 FG_0 FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_9 FG_0 PM_SYN# PM_PRSTP# PM_EXT_TS#_0 PM_EXT_TS#_ PWROK RSTIN# THERMTRIP# PRSLPVR N_ N_ N_ N_ N_ N_ N_ N_ N_9 N_0 N_ N_ N_ N_ N_ N_ N_ N_ N_9 N_0 N_ N_ H MIS ME GRPHIS VI MI LK R LK/ ONTROL/OMPENSTION RSV FG PM N S_K_0 S_K_ S_K_0 S_K_ S_K#_0 S_K#_ S_K#_0 S_K#_ S_KE_0 S_KE_ S_KE_0 S_KE_ S_S#_0 S_S#_ S_S#_0 S_S#_ S_OT_0 S_OT_ S_OT_0 S_OT_ SM_ROMP SM_ROMP# SM_ROMP_VOH SM_ROMP_VOL SM_VREF SM_PWROK SM_REXT SM_RMRST# PLL_REF_LK PLL_REF_LK# PLL_REF_SSLK PLL_REF_SSLK# PEG_LK PEG_LK# MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_0 MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_0 MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_0 MI_TXP_ MI_TXP_ MI_TXP_ GFX_VI_0 GFX_VI_ GFX_VI_ GFX_VI_ GFX_VI_ GFX_VR_EN L_LK L_T L_PWROK L_RST# L_VREF P_TRLLK P_TRLT SVO_TRLLK SVO_TRLT LKREQ# IH_SYN# TSTN# H_LK H_RST# H_SI H_SO H_SYN E E K K E 9 J J9 E L K K L Y H0 0 0 R9 P0 G L9 H L G K0 H L G9 J9 J G F0 H0 J G G G F F G G9 K K W0 L L F F K M_ROMP M_ROMP# SM_ROMP_VOH SM_ROMP_VOL MH_SM_REXT LK_REF LK_REF# LK_REFSS LK_REFSS# LK_MH_GPLL LK_MH_GPLL# R PM_PWROK T TSTN# R0 M_LK_R0 M_LK_R M_LK_R M_LK_R M_LK_R#0 M_LK_R# M_LK_R# M_LK_R# M_KE0 M_KE M_KE M_KE M_S#0 M_S# M_S# M_S# M_OT0 M_OT M_OT M_OT R0 0.Ohm % R 0.Ohm % MI_TXN0 MI_TXN MI_TXP0 MI_TXP MI_RXN0 MI_RXN MI_RXP0 MI_RXP SM_PWROK M_RMRST#, LK_REF 9 LK_REF# 9 LK_REFSS 9 LK_REFSS# 9 +VS +.V R 99OHM % 0KOhm R Ohm LK_MH_GPLL 9 LK_MH_GPLL# 9 L_LK0 L_T0 L_RST#0 MH_SYN# L_VREF +VP SVO_TRLLK SVO_TRLT Ohm Z_LK_HMI 0 Z_RST#_HMI 0 Z_SIN_HMI 0 Z_SOUT_HMI 0 Z_SYN_HMI 0 0.V_VTT_REF_ 0 0.UF/0V 0 0.0UF/V +VP R. R KOhm % R 99OHM % For lock measurent LK_REF LK_REF# LK_REFSS LK_REFSS# LK_MH_GPLL LK_MH_GPLL# T T T0 T T T G,hecklist:00ohm R:ohm 90 SUSTeK OMPUTER IN. N GS MI UL0T Friday, October, 009 ate: Sheet of 9.0

12 +VS RN0 L_TRL_LK.KOhm RN0 L_TRL_T.KOhm RN0 EI_LK_GM.KOhm RN0 EI_T_GM.KOhm RN0.KOhm RN0.KOhm RT LK_GM RT T_GM U00 LUE_GM GREEN_GM RE_GM R R R L_KLT_TRL L_KEN_GM L_TRL_LK L_TRL_T EI_LK_GM EI_T_GM L_V_EN_GM SHORT_PIN JP0 SHORT_PIN JP0 SHORT_PIN JP0 RT LK_GM RT T_GM HSYN_R_GM VSYN_R_GM LVS_LLKN_GM LVS_LLKP_GM LVS_L0N_GM LVS_LN_GM LVS_LN_GM LVS_L0P_GM LVS_LP_GM LVS_LP_GM RNX0 Ohm RNX0 Ohm RNX0 Ohm RNX0 Ohm RT_LUE_R RT_GREEN_R RT_RE_R RT LK_GM RT T_GM RN0 Ohm L_TRL_LK L_TRL_T EI_LK_GM EI_T_GM R0.KOhm % RN0 Ohm TV_ TV_ TV_ RT_LUE_R RT_GREEN_R RT_RE_R HSYN_N VSYN_N R0 +VP 9.9Ohm U PEG_OMP % T G9 K H0 M N9 P V Y0 V W9 E9 F E F J J9 PIEN_RXP PIEN_RXP, M M0 P U 9 V V0 0 F PIEG_RXN0 PIEG_RXN PIEG_RXN PIEG_RXN PIEG_RXP0 PIEG_RXP PIEG_RXP PIEG_RXP heck : R0 如如 RT Trace " 以以, kohm 如如 RT Trace ~.", 放 9ohm R0 KOhm % L_KLT_TRL L_KLT_EN K L_TRL_LK L L_TRL_T J L LK L L T L_V_EN F0 LVS_IG H LVS_VG P LVS_VREFH K LVS_VREFL LVS_LK# LVS_LK LVS_LK# LVS_LK G LVS_T#_0 F LVS_T#_ G LVS_T#_ LVS_T#_ F LVS_T_0 G LVS_T_ F0 LVS_T_ LVS_T_ 0 LVS_T#_0 LVS_T#_ F LVS_T#_ LVS_T#_ 0 LVS_T_0 LVS_T_ G LVS_T_ LVS_T_ J TV_ E TV_ G TV_ F J9 G9 F0 E9 TV_RTN TV_ONSEL_0 TV_ONSEL_ RT_LUE RT_GREEN RT_RE RT_IRTN RT LK RT T J RT_HSYN RT_TVO_IREF G RT_VSYN 90 LVS PI-EXPRESS GRPHIS TV VG PEG_OMPI PEG_OMPO PEG_RX#_0 PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_9 PEG_RX#_0 PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX_0 PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_9 PEG_RX_0 PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_TX#_0 PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_9 PEG_TX#_0 PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX_0 PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_9 PEG_TX_0 PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ L PIEN_TXN0 0.UF/0V PIEG_RXN0 F PIEN_TXN 0.UF/0V PIEG_RXN P PIEN_TXN 0.UF/0V PIEG_RXN H PIEN_TXN 0.UF/0V PIEG_RXN L T R U9 T Y W Y 9 F J PIEN_TXP0 0.UF/0V PIEG_RXP0 F PIEN_TXP 0.UF/0V PIEG_RXP N PIEN_TXP 0 0.UF/0V PIEG_RXP H PIEN_TXP 9 0.UF/0V PIEG_RXP L R R T0 T W W Y 0 E SUSTeK OMPUTER IN. N GS ISPLY ustom UL0T ate: Friday, October, 009 Sheet of 9.0

13 M Q[:0] U00 M Q0 P M Q S_Q_0 U M Q S_Q_ T M Q S_Q_ U9 M Q S_Q_ R M Q S_Q_ N9 M Q S_Q_ V0 M Q S_Q_ P0 M Q S_Q_ W M Q9 S_Q_ 0 M Q0 S_Q_9 W9 M Q S_Q_0 9 M Q S_Q_ 9 M Q S_Q_ V M Q S_Q_ M Q S_Q_ Y0 M Q S_Q_ F M Q S_Q_ M Q S_Q_ F0 M Q9 S_Q_ F M Q0 S_Q_9 M Q S_Q_0 E9 M Q S_Q_ M Q S_Q_ E M Q S_Q_ F M Q S_Q_ 9 M Q S_Q_ F M Q S_Q_ F0 M Q S_Q_ 0 M Q9 S_Q_ E M Q0 S_Q_9 F M Q S_Q_0 E M Q S_Q_ M Q S_Q_ E M Q S_Q_ E M Q S_Q_ F M Q S_Q_ M Q S_Q_ M Q S_Q_ E M Q9 S_Q_ F M Q0 S_Q_9 F0 M Q S_Q_0 M Q S_Q_ F M Q S_Q_ G M Q S_Q_ M Q S_Q_ 9 M Q S_Q_ M Q S_Q_ F M Q S_Q_ V M Q9 S_Q_ M Q0 S_Q_9 W M Q S_Q_0 Y M Q S_Q_ T0 M Q S_Q_ W M Q S_Q_ U M Q S_Q_ W9 M Q S_Q_ R M Q S_Q_ T M Q S_Q_ P M Q9 S_Q_ L M Q0 S_Q_9 R M Q S_Q_0 T M Q S_Q_ M M Q S_Q_ U S_Q_ 90 R SYSTEM MEMORY S_S_0 S_S_ S_S_ S_RS# S_S# S_WE# S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_QS_0 S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS#_0 S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_9 S_M_0 S_M_ S_M_ S_M_ S_M_ J J H K0 L T0 M M0 0 M M M M E9 M M M M E M M V0 M M R9 M M R E 0 N R9 W 9 N9 M QS0 M QS M QS M QS M QS M QS M QS M QS M QS#0 M QS# M QS# M QS# M QS# M QS# M QS# M QS# M 0 F M E M M H M J M M H M M F M 9 M 0 G M H M H M E M M S0 M S M S M RS# M S# M WE# M M[..0] M QS[:0] M QS#[:0] M [:0] M Q[:0] U00E M Q0 P M Q S_Q_0 M M Q S_Q_ R M Q S_Q_ V M Q S_Q_ M M Q S_Q_ N M Q S_Q_ T M Q S_Q_ U M Q S_Q_ W M Q9 S_Q_ Y M Q0 S_Q_9 M Q S_Q_0 M Q S_Q_ V M Q S_Q_ W M Q S_Q_ M Q S_Q_ M Q S_Q_ F M Q S_Q_ E M Q S_Q_ H M Q9 S_Q_ K M Q0 S_Q_9 E M Q S_Q_0 H M Q S_Q_ K M Q S_Q_ J M Q S_Q_ L M Q S_Q_ J M Q S_Q_ L M Q S_Q_ H M Q S_Q_ H M Q9 S_Q_ K M Q0 S_Q_9 K0 M Q S_Q_0 J9 M Q S_Q_ K0 M Q S_Q_ H0 M Q S_Q_ K M Q S_Q_ H M Q S_Q_ J9 M Q S_Q_ L M Q S_Q_ G M Q9 S_Q_ J M Q0 S_Q_9 G M Q S_Q_0 F M Q S_Q_ M Q S_Q_ M Q S_Q_ E M Q S_Q_ F M Q S_Q_ M Q S_Q_ Y M Q S_Q_ M Q9 S_Q_ P M Q0 S_Q_9 U M Q S_Q_0 T M Q S_Q_ T M Q S_Q_ V M Q S_Q_ U M Q S_Q_ R M Q S_Q_ N M Q S_Q_ P M Q S_Q_ L M Q9 S_Q_ J M Q0 S_Q_9 K M Q S_Q_0 M M Q S_Q_ H M Q S_Q_ K S_Q_ 90 R SYSTEM MEMORY S_S_0 S_S_ S_S_ S_RS# S_S# S_WE# S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_QS_0 S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS#_0 S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_9 S_M_0 S_M_ S_M_ S_M_ S_M_ J K K E H K P M M0 Y M M J9 M M J M M H M M M M Y M M J M M R H0 K H V M T J H K W N J J H F H F K J H0 H K H J L M QS0 M QS M QS M QS M QS M QS M QS M QS M QS#0 M QS# M QS# M QS# M QS# M QS# M QS# M QS# M 0 M M M M M M M M M 9 M 0 M M M M M S0 M S M S M RS# M S# M WE# M M[:0] M QS[:0] M QS#[:0] M [:0] SUSTeK OMPUTER IN. N GS R US ustom UL0T ate: Friday, October, 009 Sheet of 9.0

14 00m +VP R. +V_GMH +.V_GMH U00G +VGFX_ORE + E0 00UF/V 9 0UF/.V 0 UF/.V 0.UF/0V 0.UF/0V U00F E W W K0 H0 F0 0 0 W0 L9 J9 G9 E9 9 9 Y9 K H F L J G E Y W F L9 +VGFX_ORE W G E Y W H9 G9 E Y9 W9 H G E H G E Y W H W J H G E Y W M L J H G E M L J H Y W M L V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_9 V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_9 V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_9 V_SM_0 V_SM_ V_SM_ V_SM_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_9 V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_9 V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_9 V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_9 V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_9 V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_9 V_XG_0 V_XG_ POWER V SM V GFX V GFX NTF V GFX V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_9 V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_9 V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_9 V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_9 V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_9 V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_9 V_XG_0 V SM LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF T U T R U9 T9 R9 U U T R U T R U U T R U T R M9 L9 H9 G9 E9 9 9 W9 U9 M L J H G E Y W U T R J H U T R M L J H G E Y W U T U F 9 E9 U9 L9 V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF 0 0.UF/0V +.V +VP R. R. POSP 00UF/V (/) 0% R. 0.UF/0V L0 L0 L0 POSP 00UF/V (/) 0% R. + E0 00UF/V /00Mhz Irat= /00Mhz Irat= /00Mhz Irat= + E0 00UF/V 0UF/.V POSP 00UF/V (/) 0% R. 0.UF/0V 0.UF/0V 0.UF/.V 0UF/.V 0.UF/0V. for R for R 00 R 0 : 0 m R 00 : m 0UF/.V UF/.V 0.UF/0V 9 0UF/.V UF/.V 0.UF/0V For SFF 9m +VGFX_ORE +.V_GMH T V_ R V_ N V_ J V_ H V_ V_ V_ Y V_ W V_9 T0 V_0 M0 V_ L0 V_ J0 V_ H0 V_ G0 V_ E0 V_ 0 V_ 0 V_ 0 V_9 Y0 V_0 N V_ M V_ J V_ H V_ V_ V_ W V_ M V_ L V_9 J V_0 H V_ G V_ E V_ V_ V_ V_ Y V_ W V_ M V_9 L V_0 J V_ H V_ E V_ V_ V_ M V_ L V_ J V_ H V_9 M9 V_0 L9 V_ M V_ L V_ J V_ M V_ L V_ M V_ L V_ J V_9 M V_0 N V_ 90 V ORE POWER V NTF V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_9 V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_9 V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_9 V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ +V_GMH T R N M L G E Y W U T R T R N M L J H G E Y W U T R T R U T R U T R R. G E V_XG_SENSE VSS_XG_SENSE Route V_XG_SENSE and VSS_XG_SENSE differentially. 90 SUSTeK OMPUTER IN. N GS POWER UL0T Friday, October, 009 ate: Sheet of 9.0

15 +VP +VS L0 /00Mhz +.VS_.0VM_PLL L0 /00Mhz +V_RT_ m 0 0.UF/0V 0 0UF/.V 0 0.UF/0V 0 0.0UF/V m ML 0UF/.V (00)XR 0% +VP ML 0UF/.V (00)XR 0% ML 0UF/.V (00)XR 0% ML 0UF/.V (00)XR 0% L0 /00Mhz +.VS_.0VM_PLL L0 /00Mhz +.VS_.0VM_HPLL L0 /00Mhz +.VS_.0VM_MPLL 0UF/.V 0 0.UF/0V L0 /00Mhz +.VS_.0VM_PEGPLL 0UF/.V 0UF/.V 09 0.UF/0V 0.UF/0V 0.UF/0V L0 /00Mhz U00H +V_G 0 0 J 0UF/.V 0.UF/0V 0.0UF/V m ML 0UF/.V (00)XR 0% L M +.VS_.0VM_PLL J.m +.VS_.0VM_PLL L9 m +.VS_.0VM_HPLL F0 0m +.VS_.0VM_MPLL E R. 0m +.VS m +VP m +VP +.VS + E0 00UF/.V R. 0 0UF/.V R0 Irat=00m.m /00Mhz l00_h V_TX_V_LVS U U 0 000PF/0V V J 0.UF/0V +.VS_.0VM_PEGPLL G 0UF/.V 0UF/.V W U W U U UF/.V W0 U9 W U W U T R U T R W T R T R T R T9 R9 T R U U U9 0.UF/0V U T R T9 R9 T R T R VTT_ VTT_ V_RT_ VTT_ VTT_ VTT_ VTT_ V G VTT_ VSS G VTT_ VTT_9 VTT_0 VTT_ V_PLL VTT_ VTT_ V_PLL V_HPLL V_MPLL V_LVS V_LVS VSS_LVS V_PEG_G V_PEG_PLL V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_9 V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_NTF_ V_SM_NTF_ V_SM_NTF_ V_SM_NTF_ V_SM_NTF_ V_SM_NTF_ V_SM_NTF_ V_SM_NTF_ V_SM_NTF_9 V_SM_NTF_0 V_SM_K_ V_SM_K_ V_SM_K_ V_SM_K_ V_SM_K_NTF_ V_SM_K_NTF_ V_SM_K_NTF_ V_SM_K_NTF_ V_SM_K_NTF_ V_SM_K_NTF_ V_SM_K_NTF_ V_SM_K_NTF_ RT PLL LVS PEG POWER SM TV H TV/RT XF SM K HV PEG VTT V_TV_ V_H V_Q V_TV V_XF_ V_XF_ V_XF_ V_SM_K_ V_SM_K_ V_SM_K_ V_SM_K_ V_TX_LVS V_HV_ V_HV_ V_PEG_ V_PEG_ V_PEG_ V_PEG_ R T R T0 R9 T R T R T R T R R. +.VS K0 N +V_Q N +V_XF +V_SM_K M N M K L J K T Y m 0.UF/0V 0.0UF/V 0.UF/0V 9 0.UF/0V 0UF/.V 9 0UF/.V 0.UF/0V 0.m L0 /00Mhz 0UF/.V 0.UF/0V UF/.V 0.UF/0V 000PF/0V L0 /00Mhz 0 0UF/.V L09 /00Mhz 0UF/.V 0UF/.V 0 0UF/.V.m +.VS 0UF/.V 0.UF/0V +V_PEG + E0 00UF/.V + E0 00UF/.V R. R. 9m +VS m +.VS m +VP m +.V_GMH +VP 0 TW R09 % 0m +VS m +VP.m +VP 0m 0.UF/0V 0.m +.VS_.0VM_PEGPLL +.VS +.VS_LVS H V_HPLL E V_PEG_PLL 0.UF/0V M V_LVS_ L V_LVS_ 90 LVS MI VTTLF V_MI_ V_MI_ V_MI_ VTTLF VTTLF VTTLF M N L K Y P UF/.V 9 0.UF/0V UF/.V 9 UF/.V R. UF/.V ML UF/.V (00) XR 0% ML UF/.V (00) XR 0% ML UF/.V (00) XR 0% SUSTeK OMPUTER IN. N GS POWER UL0T Friday, October, 009 ate: Sheet of 9.0

16 ate: Sheet of ustom Friday, October, 009 SUSTeK OMPUTER IN. N GS.0 UL0T 9 ate: Sheet of ustom Friday, October, 009 SUSTeK OMPUTER IN. N GS.0 UL0T 9 ate: Sheet of ustom Friday, October, 009 SUSTeK OMPUTER IN. N GS.0 UL0T 9 VSS_99 N VSS_00 G VSS_0 E VSS_0 VSS_0 Y VSS_0 E VSS_0 VSS_0 VSS_0 N VSS_0 L VSS_0 G VSS_ E VSS_ VSS_ VSS_ N VSS_ Y VSS_ W VSS_ H VSS_0 G VSS_ Y VSS_ N VSS_ G VSS_ E VSS_ M VSS_ E VSS_ VSS_0 G9 VSS_ Y9 VSS_ M9 VSS_ E9 VSS_ VSS_ N VSS_ H VSS_ L VSS_ G VSS_9 Y VSS_0 M VSS_ E VSS_ VSS_ N VSS_ G VSS_ E VSS_ Y VSS_ W VSS_9 N VSS_0 H VSS_ G VSS_ Y VSS_ L VSS_0 H VSS_9 VSS_ E VSS_ M VSS_ R VSS_ VSS_ N VSS_ VSS_9 L VSS_NTF_ J VSS_NTF_ H VSS_NTF_ VSS_NTF_ VSS_NTF_ T VSS_NTF_ R VSS_NTF_ T VSS_NTF_ R VSS_NTF_9 U VSS_NTF_0 R VSS_NTF_ T VSS_NTF_ R VSS_NTF_ T VSS_NTF_ R VSS_NTF_ T VSS_S_ L VSS_S_ L VSS_S_ VSS_S_ VSS_S_ VSS_S_ VSS_ U VSS_ VSS_9 W VSS_0 VSS_ L9 VSS_ N VSS_ N VSS_ N0 VSS_ N VSS_ G VSS_ Y VSS_ U VSS_09 H VSS_ Y VSS_ VSS_ R VSS_ J VSS_ VSS_ VSS_9 W VSS_0 U VSS_NTF_ R VSS_NTF_ N9 VSS_NTF_ J9 VSS_NTF_9 9 VSS_NTF_0 Y9 VSS_NTF_ T9 VSS_NTF_ R9 VSS_NTF_ N VSS_ VSS_ H VSS_ E VSS_ U VSS_ E VSS_ VSS_9 W VSS_0 R VSS_ L VSS_ G VSS_ VSS_ W VSS_ N VSS_ J VSS_9 N VSS_0 N0 VSS_ N VSS_ M9 VSS_ 0 VSS_9 H0 VSS_S_ VSS_ M VSS_ E VSS_ VSS_ VSS_ V VSS_ P VSS_ M VSS_ K VSS_9 VSS_0 V VSS_ P VSS_ H VSS_ G VSS_ G VSS_ E VSS_ 0 VSS_ Y0 VSS_ P0 VSS_9 H0 VSS_90 L9 VSS_9 G9 VSS_9 E9 VSS_9 9 VSS_9 VSS_9 VSS_9 Y VSS_9 V VSS_9 T VSS_99 P VSS_00 M VSS_0 K VSS_ VSS_ W VSS_ U VSS_9 N VSS_0 L VSS_ J VSS_ G VSS_0 H VSS_0 F VSS_0 VSS_0 VSS_0 Y VSS_0 V VSS_0 P VSS_09 M VSS_0 K VSS_ H VSS_ J VSS_ E VSS_ F VSS_ VSS_ VSS_ W VSS_ U VSS_9 R VSS_0 N VSS_ L VSS_ J VSS_ G VSS_ E VSS_ VSS_ L VSS_ 0 VSS_ N VSS VSS NTF VSS S U00J 90 VSS VSS NTF VSS S U00J 90 VSS_ VSS_ N VSS_ U VSS_ N VSS_ J VSS_ E VSS_ VSS_ U VSS_ N VSS_9 VSS_0 G VSS_ J VSS_ E VSS_ VSS_ U VSS_ N VSS_ J VSS_ G VSS_9 K VSS_0 G VSS_ VSS_ W VSS_ U VSS_ R VSS_ N VSS_ L VSS_ J VSS_ G VSS_9 E VSS_0 VSS_ VSS_ W VSS_ U VSS_ R VSS_ N VSS_ L VSS_ J VSS_ G VSS_9 VSS_0 K0 VSS_ M0 VSS_ K0 VSS_ G9 VSS_ E9 VSS_ 9 VSS_ VSS_ VSS_ Y VSS_9 V VSS_0 T VSS_ P VSS_ M VSS_ K VSS_ H VSS_ F VSS_ VSS_ VSS_ Y VSS_9 V VSS_0 T VSS_ P VSS_ M VSS_ K VSS_ H VSS_ L VSS_ G VSS_ E VSS_ VSS_9 VSS_0 VSS_ Y VSS_ M VSS_ K VSS_ H VSS_ G VSS_ E VSS_ VSS_ VSS_9 W VSS_0 R VSS_ N VSS_ E VSS_ VSS_ VSS_ V VSS_ K VSS_ H VSS_9 R VSS_00 VSS_0 VSS_0 VSS_0 H VSS_0 G VSS_0 Y VSS_0 U VSS_0 M VSS_0 L VSS_09 G VSS_0 E VSS_ VSS_ R VSS_ M VSS_ E VSS_ 0 VSS_ U0 VSS_ R0 VSS_ N0 VSS_9 W0 VSS_0 U0 VSS_ T0 VSS_ R0 VSS_ K0 VSS_ H0 VSS_ L9 VSS_ G9 VSS_ 9 VSS_ E9 VSS_9 9 VSS_0 9 VSS_ VSS_ U VSS_ H VSS_ G VSS_ U VSS_ M VSS_ E VSS_ VSS_9 W VSS_0 H VSS_ L VSS_ G VSS_ Y VSS_ U VSS_ L VSS_ G VSS_ E VSS_ VSS_9 Y VSS_0 M VSS_ E VSS_ VSS_ VSS_ U VSS_ N VSS_ H VSS_ L VSS_ G VSS_9 Y VSS_0 E VSS_ VSS_ U VSS_ N VSS_ G VSS_ VSS_ Y VSS_ F VSS_9 VSS_90 K VSS_9 H VSS_9 L VSS_9 G VSS_9 Y VSS_9 R VSS_9 W VSS_99 E VSS_ VSS_0 G VSS_ N VSS_ E VSS_ N0 VSS_ N9 VSS_9 M9 VSS_ W VSS_ H VSS_9 J VSS_ Y VSS_ E VSS_ H0 VSS_ J9 VSS_0 9 VSS_9 M VSS_ VSS_ VSS_ Y VSS_ W VSS_ H VSS_ F VSS_9 N VSS_90 J VSS_9 M VSS_9 F VSS_9 VSS_9 N VSS_ M VSS_9 H VSS_9 J VSS_9 Y VSS_9 U VSS U00I 90 VSS U00I 90

17 MH_FG_ R0 KOhm % FG : MI STRP H = MI X (efault) L = MI X +VS R0.0KOHM MH_FG_ MH_FG_ R0 KOhm % R0 KOhm % FG : ITPM Host Interface (Relate to SPI_MOSI) H = ITPM isable (efault) L = ITPM enable(an disable by SW) FG : Intel ME rypto Strap H = With confidentiality (efault) L = Without confidentiality MH_FG_9 FG9 : MI Lane Reversal H =MI Lane Reversal L = Normal (efault) +VS MH_FG_9 R0 KOhm % FG9 : PIE Graphic Lane Reverse H = Normal (efault) L = Lanes Reverse MH_FG_0 R0.0KOHM FG0 : SVO/PIE ONURRENT MOE MH_FG_0 R0 KOhm % FG0 : PIE Loopback H = isable (efault) L = Enable L = Only igital display port or PIE is Operational (efault) H = igital display port and PIE are operating simultaneously via the PEG port MH_FG_ R0 KOhm % FG : FS ynamic OT H =Enable (efault) L = isable MH_FG_ R09 KOhm % FG : LL-Z Mode H =isable (efault) L = Enable MH_FG_ R0 KOhm % FG : XOR Mode H = isable (efault) L = Enable FG [:] : XOR/LL-Z 00 = Reserved 0= XOR Mode Enabled 0= ll-z Mode Enabled = Normal Operation (efault) SUSTeK OMPUTER IN. N GS STRPPING ustom UL0T ate: Friday, October, 009 Sheet of 9.0

18 SUSTeK OMPUTER IN. UL0T Friday, October, 009 ate: Sheet of 9.0

19 SUSTeK OMPUTER IN. UL0T Friday, October, 009 ate: Sheet of 9 9.0

20 +V_RT Z_LK_HMI Z_SYN_HMI Z_RST#_HMI Z_SOUT_HMI R00 0KOhm % RN00 Ohm RN00 Ohm RN00 Ohm RN00 Ohm 009 UF/0V Near the Open oor Z_LK Z_SYN Z_RST# Z_SOUT JRST SGL_JUMP +V_RT +VSUS +.VS_PIE_IH Z_LK_U Z_SYN_U Z_RST#_U Z_SIN0_U Z_SIN_HMI Z_SOUT_U ST_LE# ST0_RXN ST0_RXP FOR ST H ST0_TXN ST0_TXP ST_RXN ST_RXP FOR ST O ST_TXN ST_TXP R00 MOhm R09 00KOhm % RT_X RT_X RTRST# IH_INTRUER# IH_INTVRMEN LI/GLI disable guidelines esign guide.9 R0 0KOhm UF/V 0.0UF/V 0.0UF/V 0.0UF/V GPIO ST0_TXN_ ST0_TXP_ ST_TXN_ ST_TXP_ U00 F RTX G RTX G RTRST# SRTRST# INTRUER# E INTVRMEN LN00_SLP G GLN_LK LN_RSTSYN LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX R00.9Ohm IH_GLN_OMP H GLN_OMPI H GLN_OMPO RN00 Z_LK Ohm Int P E RN00 Z_SYN H_IT_LK Ohm Int P H_SYN RN00 Z_RST# Ohm Int P H_RST# Int P H_SIN0 Int P E H_SIN Int P H_SIN Int P H_SIN RN00 Ohm GPIO Z_SOUT H_SOUT Int PU GPIO/H_OK_EN# GPIO/H_OK_RST# Int PU K 9 STLE# E ST0RXN ST0RXP ST0TXN ST0TXP STRXN STRXP STTXN STTXP IH9M_SFF RT LP LN / GLN PU IH ST L0 L L L LFRME# LRQ0# LRQ#/GPIO 0GTE 0M# PRSTP# PSLP# FERR# PUPWRG IGNNE# INIT# INTR RIN# NMI SMI# STPLK# THRMTRIP# PUSSTTL STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP ST_LKN ST_LKP STRIS# STRIS H J K L J H J N E E E E L E E0 L[0:] INT PU 0K S_FERR# T00 T00 IH_THRMTRIP# T00 T009 T00 STRIS# R0 Ohm LP_0 0, LP_ 0, LP_ 0, LP_ 0, LK_PIE_ST# 9 LK_PIE_ST 9 R0.9Ohm % LP_FRME# 0, 0GTE 0 H_0M# H_PRSTP#,,0 H_PSLP# H_PWRG H_IGNNE# H_INIT# H_INTR RIN# 0 H_NMI H_SMI# H_STPLK# Place R0 within 00 mils of IH +VP +VP RN00 OHM RN00 OHM R0.9Ohm H_FERR# H_THRMTRIP#,, +.VS R00 GPIO:Flash escriptor Security Override High = Enable ( efault ) Low = Overridden KOhm Z_SOUT [IH_TP, Z_SOUT] : XOR hain Entrance Strap 00 = Reserved 0= Enter XOR hain 0= Normal Operation (efault) = Set PIe Port onfig it Xtal 00 PF/0V 00 PF/0V X00.Khz RT_X R00 0MOhm RT_X RT T00 T00 +RTT R00 KOhm +RTT_R +V 00 T T00 +V_RT 00 UF/0V SUSTeK OMPUTER IN. S IH9M () ustom UL0T ate: Friday, October, 009 Sheet 0 of 9.0

21 PI_INT# PI_INT# PI_INT# PI_INT# U E E F E E E 9 J 0 H F PIRQ# F PIRQ# F PIRQ# PIRQ# PI_FRME# PI_STOP# PI_TRY# PI_SERR# PI_IRY# PI_EVSEL# PI_PERR# PI_LOK# PI_INT# PI_INTE# PI_INTG# PI_INTH# PI_INT# PI_REQ#0 PI_INT# PI_INTF# PI REQ0# GNT0# REQ#/GPIO0 GNT#/GPIO REQ#/GPIO GNT#/GPIO REQ#/GPIO GNT#/GPIO /E0# /E# /E# /E# IRY# PR PIRST# EVSEL# PERR# PLOK# SERR# STOP# TRY# FRME# PLTRST# PILK PME# Interrupt I/F IH9M_SFF GPIO/PIRQE# GPIO/PIRQF# GPIO/PIRQG# GPIO/PIRQH# RP0 0kOhm 0 RP0 0kOhm 0 RP0F 0kOhm 0 RP0 0kOhm 0 RP0G 0kOhm 0 RP0 0kOhm 0 RP0E 0kOhm 0 9 RP0H 0kOhm 0 RP0 0kOhm 0 RP0 0kOhm 0 RP0E 0kOhm 0 RP0F 0kOhm 0 RP0 0kOhm 0 9 RP0H 0kOhm 0 RP0G 0kOhm 0 RP0 0kOhm 0 G E 9 E 0 0 E 9 T H T G G F H PI_REQ#0 PI_REQ# PI_REQ# VIPUPSW# PI_REQ# VISELSW# PI_IRY# PI_RST#_IH PI_EVSEL# PI_PERR# PI_LOK# PI_SERR# PI_STOP# PI_TRY# PI_FRME# PLT_RST#_S PI_PME# PI_INTE# PI_INTF# PI_INTG# PI_INTH# +VS VIPUPSW# VISELSW# T0 T R. LK_IHPI 9 H: Enable PIE_RXN_MINIR PIE_RXP_MINIR PIE_TXN_MINIR PIE_TXP_MINIR L: isable(efault) PIE_RXN_LN PIE_RXP_LN PIE_TXN_LN PIE_TXP_LN SPI_MOSI (relate to MH_FG_) itpm Enable 0 0 R. 0.UF/0V 0.UF/0V R. PIE_RXN_MINIR PIE_RXP_MINIR PIE_TXN_MINIR_ PIE_TXP_MINIR_ US_O#- VISEL0 VISEL WLN_ON PI_PME# VISEL VISEL VISEL VISEL U00 T PERn T PERp R PETn R PETp P PERn P PERp P PETn P PETp 0KOHM RN0 0KOHM RN0 0KOHM RN0 0KOHM RN0 R0 0KOhm 0KOHM RN0 0KOHM RN0 0KOHM RN0 0KOHM RN0 MI0RXN MI0RXP MI0TXN MI0TXP MIRXN MIRXP MITXN MITXP N PERn MIRXN PIE N PERp MIRXP M PETn MITXN PIE WLN M PETp MITXP PIE M PERn MIRXN M PERp MIRXP PIE L PETn MITXN L PETp MITXP PIE K PERn MI_LKN PIE GLN K PERp MI_LKP K PETn K PETp MI_ZOMP PIE_RXN_LN MI_IROMP H PIE_RXP_LN PERn/GLN_RXn H 0 0.UF/0V PIE_TXN_LN_ PERp/GLN_RXp USP0N J 0 PIE_TXP_LN_ PETn/GLN_TXn USP0P 0.UF/0V J PETp/GLN_TXp USPN USPP E SPI_LK USPN E S_SPIS# SPI_S0# USPP F T0 GPIO/SPI_S#/LGPIO USPN USPP F SPI_MOSI USPN G SPI_MISO USPP US_O#- USPN P O0#/GPIO9 USPP N VISEL0 O#/GPIO0 USPN VISEL0 N VISEL O#/GPIO US USPP VISEL P VISEL O#/GPIO USPN VISEL P O#/GPIO USPP P O#/GPIO9 USPN M O#/GPIO0 USPP M VISEL O#/GPIO USP9N VISEL P VISEL O#/GPIO USP9P VISEL R WLN_ON O9#/GPIO USP0N WLN_ON R VISEL O0#/GPIO USP0P VISEL R O#/GPIO USPN USPP E R0 USRIS_PN USRISP.Ohm % USRISN Place within 00 mils of IH IH9M_SFF PI-Express SPI irect Media Interface +VSUS V V U U W W V V Y Y Y Y US INT P K IH9 oot IOS select LP PI SPI 0 0 US 0 US GNT#0 0 MI_RXN0 MI_RXP0 MI_TXN0 MI_TXP0 MI_RXN MI_RXP MI_TXN MI_TXP T T0 LK_PIE_IH# 9 T T0 LK_PIE_IH 9 MI_OMP R0.9Ohm L<00mils % +.VS_PIE_IH E Y Y W W V V Y Y U U V V US_PN0 US_PP0 US_PN US_PP US_PN US_PP US_PN US_PP US_PN US_PP US_PN US_PP US_PN0 US_PP0 SPIS# 0 US onn. US onn. (default) PI_REQ# PI_INT# PI_REQ# PI_REQ# VIPUPSW# VISELSW# 0KOHM RN0 0KOHM RN0 0KOHM RN0 0KOHM RN0 R0 0KOhm R0 0KOhm R. PLT_RST#_S +VSUS U0 V Y NSZ0PX SL0 00 UF_PLT_RST#,,0, US US US US US US US US 9 US 0 US luetooth MOS amera ard Reader WiMax US onn. SUSTeK OMPUTER IN. S IH9M () ustom UL0T ate: Friday, October, 009 Sheet of 9.0

22 +VS RSTON# PMSYN# 0 EXT_SI# 9 STP_PI# 9,0 STP_PU# T0 T T 0 PM_LKRUN# PIE_WKE# 0 INT_SERIRQ T SL_ S_ LINKLERT# SM_LINK0 SM_LINK PM_RI# PM_SUS_STT# RSTON# EXT_SI# STP_PI# STP_PU# PM_LKRUN# PIE_WKE# INT_SERIRQ WKE# L PM_THERM#_IH SERIRQ 0 THRM# SUS PWR VR_PWRG_LKEN VRMPWRG R. U00 SMLK SMT LINKLERT#/GPIO0/LGPIO E SMLINK0 SMLINK E T HMI_HP_IH GPIO/TH E GPIO EXT_SMI# GPIO 0 EXT_SMI# HTV_ET# GPIO GPIO/LN_PHY_PWR_TRL INT PU 0 WLN_LE_ON GPIO WLN_LE_ON E GPIO K GPIO INT P T_ET# GPIO0 9 GPIO/SLOK T_ON/OFF# SUS GPIO TLE_ON SUS E0 GPIO 9 LK_REQ_ST# M P_I STLKREQ#/GPIO P_I GPIO/SLO GPIO9/STOUT0 9 GPIO/STOUT INT PU0 GPIO GPIO9 GPIO/LGPIO S_SPKR INT P K SPKR MH_SYN# 0 MH_SYN# INT PU 9 TP TP TP9 SPKR TP0 No Reboot Strap IH9M_SFF Low = efault High = No Reboot 0 T SUS_STT# SYS_RESET# L PMSYN#/GPIO0 SUS SMLERT#/GPIO STPPI#/GPIO 0 STPPU#/GPIO M 9 RI# LKRUN#/GPIO TP SM ST GPIO locks SYS GPIO Power MGT MIS GPIO ontroller Link GPIO/ST0GP GPIO9/STGP GPIO/STGP GPIO/STGP LK LK SUSLK SLP_S# SLP_S# SLP_S# GPIO/S_STTE# PWROK PRSLPVR/GPIO TLOW# PWRTN# LN_RST# RSMRST# K_PWRG L_PWROK SLP_M# L_LK0 L_LK L_T0 L_T L_VREF0 L_VREF L_RST0# L_ST# GPIO/MEM_LE GPIO0/SUS_PWR_K GPIO/_PRESENT GPIO9/WOL_EN ST[X]GP unused need PU 0K to +VS (G..) E9 E0 0 K R 0 E SUS RT 9 RT GPIO T EI_HMI_SELET# T dgpu_prsnt# T dgpu_runpwrok T T0 SUSLK F L_VREF0 PM_PWROK_R M INT P S_PRSLPVR U U T T_LL# INT PU 0K SUS INT PU INT PU E INT PU INT PU INT PU INT PU PM_RSMRST#_R PM_PWROK_R T R. T0 R. T LK_IH 9 LK_US 9 PM_SUS# 0, PM_SUS# 0 PM_PRSLPVR,0 PM_PWRTN# 0 0KOHM RN0 LK_PWRG 9 L_LK0 L_T0 L_RST#0 SUS E SUS SUS _PRESENT SUS R0 00KOhm R0 00KOhm +VSUS PM_RSMRST# 0 L not required if IMT disable G. Follow esignip Follow MVa PM_LKRUN# HMI_HP_IH PM_THERM#_IH GPIO EI_HMI_SELET# INT_SERIRQ S_SPKR STP_PI# STP_PU# dgpu_prsnt# dgpu_runpwrok LINKLERT# SM_LINK SM_LINK0 PM_RI# EXT_SI# EXT_SMI# PIE_WKE# T_LL# _PRESENT WLN_LE_ON RSTON# HTV_ET# T_ET# 0KOHM RN0 0KOHM RN0 RN0 0KOHM 0KOHM RN0 0KOHM RN0 0KOHM RN0 R KOhm RN0 0KOHM RN0 0KOHM RN0 0KOHM RN0 0KOHM RN0 0KOHM RN0 0KOHM 0KOHM RN0 0KOHM RN0 0KOHM RN0 0KOHM RN0 RN0 0KOHM 0KOHM RN0 RN0 0KOHM 0KOHM RN0 +VSUS R0 0KOhm R0 0KOhm R 0KOhm +VSUS +VS R. +VS R.0 L_VREF0 R.KOHM % +VSUS +VS +VS +VSUS P_I P_I +VS R +VS 0KOhm R R 0KOhm R R 0KOhm VR_PWRG_LKEN R 0KOhm Q0 N00 G S LK_EN# 0 VRM_PWRG 0,0,9 0 0.UF/0V R L_VREF0 routing rules Width = mils min Spacing = mils min reak-out = mils on mils for 00 mils max RN09.KOhm SL_ S_ RN09.KOhm Q0 UMKN Q0 UMKN RN09.KOhm RN09.KOhm SM_LK_S,,,9 SM_T_S,,,9 0KOhm 0KOhm P I GPIO GPIO9 UL0 0 0 UL0V 0 +VSUS R0 R 0KOhm 00KOhm GPIO,0 PM_PWROK RN0 0KOHM PM_RSMRST#_R PM_PWROK_R R0 0KOhm 0 TW SUS_PWRG 0,,9 Title S : IH9M () SUSTeK OMPUTER IN. ustom UL0T ate: Friday, October, 009 Sheet of 9.0

23 VccL_0 +VMIPLL_IH +VMI_IH +VREFSUS +VREF_IH +VSTPLL_IH +VGLNPLL_IH VccL_ VccLN_0 +VSUSH_IH +VP_IH +V_RT +.VS +VS +VS +VS +VS +.VS +.VS +VS +.VS +.VS +VS +.VS +VSUS +VS +.VS +VSUS +VSUS +.VS_PIE_IH +VP_IH +VP_IH +VH_IH +VP +VSUS +.VS +.VS ate: Sheet of Friday, October, 009 SUSTeK OMPUTER IN. S IH9M ().0 UL0T 9 ate: Sheet of Friday, October, 009 SUSTeK OMPUTER IN. S IH9M ().0 UL0T 9 ate: Sheet of Friday, October, 009 SUSTeK OMPUTER IN. S IH9M ().0 UL0T 9 VccSus_0, VccSus_, & VccL_ VccLN_0 & VccL_0 Internal VR High = Enable (efault) Low = isable u in G m m m m m m m m 0m m m m m m 0m m m m m R. R. R. R. R. R. 0.UF/0V 0.UF/0V VSS VSS VSS 0 VSS VSS VSS 9 VSS VSS VSS9 VSS0 E VSS E VSS E9 VSS E VSS E VSS E VSS E VSS E9 VSS E VSS9 F VSS0 G VSS G VSS G0 VSS G VSS G VSS G9 VSS G VSS H0 VSS H VSS9 H VSS0 H VSS J VSS J9 VSS J0 VSS J VSS J VSS J VSS J VSS J VSS9 J VSS0 J VSS K VSS K9 VSS K0 VSS K VSS K VSS K VSS K VSS K VSS9 K VSS0 L VSS L9 VSS L0 VSS L VSS L VSS L VSS L VSS L VSS M9 VSS9 M0 VSS0 M VSS M VSS M VSS M VSS M VSS M VSS N VSS N VSS N9 VSS9 N0 VSS0 N VSS N VSS N VSS N VSS N VSS N VSS N VSS N VSS P9 VSS9 P0 VSS0 P VSS P VSS P VSS P VSS P VSS P VSS R VSS R VSS R VSS9 R9 VSS90 R0 VSS9 R VSS9 R VSS9 R9 VSS9 R VSS9 R VSS9 R VSS9 T VSS99 T0 VSS00 T VSS0 T VSS0 T VSS0 T VSS0 T VSS0 T VSS0 T VSS0 U VSS0 U0 VSS09 W VSS0 U VSS W VSS U VSS U VSS U VSS V VSS V VSS V9 VSS V VSS9 W VSS0 W VSS W VSS W VSS W9 VSS W VSS W9 VSS W VSS W VSS W VSS9 Y VSS0 Y VSS VSS VSS VSS VSS VSS VSS VSS VSS9 VSS0 9 VSS VSS VSS VSS VSS 9 VSS VSS VSS VSS9 VSS0 VSS VSS 0 VSS VSS VSS VSS VSS 9 VSS VSS9 9 VSS0 VSS E VSS E VSS E VSS E VSS E VSS0 VSS VSS E VSS E VSS9 T VSS V VSS E VSS V9 VSS9 J U00E IH9M_SFF U00E IH9M_SFF 0.0UF/V 0.0UF/V 0 UF/0V 0 UF/0V 0UF/.V 0UF/.V 0 TW 0 TW 0.0UF/V 0.0UF/V UF/0V UF/0V 0 0UF/.V 0 0UF/.V R0 R0 0 0.UF/0V 0 0.UF/0V UF/0V UF/0V 0UF/.V 0UF/.V R0 R0 L0 /00Mhz L0 /00Mhz 0.0UF/V 0.0UF/V VREF G VREF_SUS U Vcc J9 Vcc K Vcc K9 Vcc L Vcc L9 Vcc M Vcc M9 Vcc N Vcc 9 N9 Vcc 0 P Vcc R Vcc T Vcc T9 Vcc U Vcc U9 Vcc V VccMIPLL P9 Vcc U Vcc V Vcc W VPLL W Vcc E9 Vcc U Vcc V VUSPLL U VccLN_0_ G VccLN_0_ H Vcc_0_ L Vcc_0_ L Vcc_0_ L Vcc_0_ L Vcc_0_ L Vcc_0_ M Vcc_0_ M Vcc_0_ N Vcc_0_9 N Vcc_0_0 P Vcc_0_ P Vcc_0_ R Vcc_0_ R Vcc_0_ R Vcc_0_ R Vcc_0_ R VccLN G VccLN H VccH VccSusH V0 V_PI_IO V V_PI_IO U Vcc H Vcc H VccRT G VSUS G VSUS G VSUS H VSUS J VSUS J VSUS K VSUS K VSUS 9 L VSUS 0 L VSUS M VSUS M VSUS N VSUS N VSUS P VSUS P VccSus_0_ T VccSus_0_ H Vcc H9 Vcc V Vcc U VSUS W Vcc G VKUM J VccGLN_ H9 VccGLN_ K VccGLNPLL J Vcc 9 VccSus H VccSus V VccMI U VccMI T VccL_0 G VccL K VccL J VccL_ H Vcc W Vcc V Vcc W Vcc 0 W Vcc G9 Vcc 9 V Vcc U Vcc W0 Vcc T9 Vcc U9 ORE VGP TX RX US ORE PI GLN POWER VP_ORE VPSUS VPUS U00F IH9M_SFF ORE VGP TX RX US ORE PI GLN POWER VP_ORE VPSUS VPUS U00F IH9M_SFF R0 R0 0.UF/0V 0.UF/0V 0.UF/0V 0.UF/0V 0 0.UF/0V 0 0.UF/0V R0 R0 0 0UF/.V 0 0UF/.V 9 0.0UF/V 9 0.0UF/V 0.UF/0V 0.UF/0V 9.UF/.V 9.UF/.V 0.UF/0V 0.UF/0V 0.UF/0V 0.UF/0V R0 % R0 % R0 % R0 % + E0 00UF/.V + E0 00UF/.V 0 0.UF/0V 0 0.UF/0V 0 0.UF/0V 0 0.UF/0V 0.UF/0V 0.UF/0V 0 0UF/.V 0 0UF/.V 0 TW 0 TW 0.UF/0V 0.UF/0V 0.UF/0V 0.UF/0V L0 /00Mhz L0 /00Mhz + E0 00UF/.V + E0 00UF/.V 0 0.UF/0V 0 0.UF/0V 09 0.UF/0V 09 0.UF/0V L0 /00Mhz L0 /00Mhz 0 0UF/.V 0 0UF/.V 0.UF/0V 0.UF/0V UF/0V UF/0V 0 0.UF/0V 0 0.UF/0V L0 /00Mhz L0 /00Mhz 0.UF/0V 0.UF/0V.UF/.V.UF/.V 0.UF/0V 0.UF/0V UF/.V UF/.V

24 jonas +VS +VS HP ROM +VS Q0 N00 SM_LK_S,,,9 SM_T_S,,,9 To IH9M G S R0 0KOhm U0 0 V WP SL S T0N 0 0.UF/V R0.KOhm R0 HP_EPROM_PROTET# 0 From E SUSTeK OMPUTER IN. S IH9M () ustom UL0T ate: Friday, October, 009 Sheet of 9.0

25 SUSTeK OMPUTER IN. UL0T Friday, October, 009 ate: Sheet of 9.0

26 SUSTeK OMPUTER IN. UL0T Friday, October, 009 ate: Sheet of 9.0

27 SUSTeK OMPUTER IN. UL0T Friday, October, 009 ate: Sheet of 9.0

28 SUSTeK OMPUTER IN. UL0T Friday, October, 009 ate: Sheet of 9.0

29 Latched Input Select +VP L90 /00Mhz +VP_LK_V +VS_VPI L90 +VS /00Mhz 90 0.UF/0V 90.UF/.V 90 0.UF/0V 9 0.UF/0V 9 0.UF/0V 90 0.UF/0V 9 0.UF/0V 9 0UF/0V 9 0.UF/0V +VS SL UF/0V 909 0PF/0V 90 0PF/0V T90 U +VS_LK_V K0_X X90.Mhz K0_X U90 VSR_ VSR_IO VSR_IO PU **FU 0 VPU V X X VPI_ VPI_ V VREF **PI_SR_STOP# **PU_STOP# PU- PU-# PU-0 PU-0# PUITP/SR- 9 +VS_V +VS_VREF LK_MH LK_MH# LK_PU LK_PU# LK_ITP STP_PI# STP_PU#,0 RN90 Ohm RN90 Ohm RN90 Ohm RN90 Ohm RN9 Ohm 99 0.UF/0V SL90 SL UF/0V LK_MH_LK 0 LK_MH_LK# 0 LK_PU_LK LK_PU_LK# LK_ITP_LK VS_VPI 90 0UF/0V 0 = SR LK = PU_ITP LK (Pin) ITP_EN PIF0 0 = PIELK = PEREQ# (Pin) REQ_SEL# PI0 ecide pin / RN9 0KOHM ecide pin 0/ RN9 0KOHM +VS 0 = LLK = PIEX (Pin) SELPIE0_L# PI SELL_# = 0: pin/=piex_9l pin/=fix/ss SELL_# = : pin/=ot_9mhzl pin/=l_ssg/pie_l0 (Pin9) PIF ecide pin / 9MHz (Non - SS) 00MHz SS +VS RN9 0KOHM ecide pin / RN9 0KOHM NVM_NOSS 9 RN90 OHM 0PF/0V LK_FIX MHZ/L_SSG/SR-0 PUITP#/SR-# *SR_REQ#/SR- *SR_REQ#/SR-# PU PU 0 LK_ITP# REQ REQ RN9 Ohm LK_ITP_LK# LK_REQ_ST# LK_REQ_WLN# LK_US LK_R_REER_ NVM_SS R. R. FSL FSL 9 R9 R9 R9 R9 RN90 OHM T90 % % % 0PF/0V KOhm Ohm LK_SS US PI PU MHZSS/L_SSG#/SR-0# **FSL/US_MHz **FSL/TEST_MOE *SELSR0_L#/PI- SR- SR-# SR- SR-# SR- SR-# SR- SR-# SR- SR-# 9 0 LK_PIE LK_PIE# LK_PIE LK_PIE# LK_PIE LK_PIE# LK_PIE LK_PIE# T90 T909 RN90 Ohm RN90 Ohm RN90 Ohm RN90 Ohm RN90 Ohm RN90 Ohm RN909 Ohm RN909 Ohm LK_REFSS LK_REFSS# LK_PIE_LN LK_PIE_LN# LK_MH_GPLL LK_MH_GPLL# LK_PIE_IH LK_PIE_IH# R. PU_SEL0 PU_SEL PU_SEL SL90 R9 SL FS_SEL KOhm FSL FSL FSL R9 R99 R9 Q90 UMKN KOhm KOhm KOhm Q90 UMKN MH_SEL0 MH_SEL MH_SEL T90 PI PI- SR- 9 LK_PIE RN90 Ohm LK_PIE_MINIR to p- LK_GPI T90 R9 Ohm PI PI0 PU PI- **PI-0/REQ_SEL 0 SR-# ST ST# SR-9/OT9 SR-9#/OT9# LK_PIE# LK_ST LK_ST# OTT9 OT9 RN90 Ohm RN9 Ohm RN9 Ohm RN9 Ohm RN9 Ohm LK_PIE_MINIR# LK_PIE_ST 0 LK_PIE_ST# 0 LK_REF LK_REF# FSL FSL FSL LK FS SEL SEL SEL to E- 0 LK_KPI RN90 Ohm PIF P 9 *SELL_#/PIF- *SR_REQ# *SR_REQ# PU PEREQ# PU PEREQ# T90 LK_REQ_LN# to IH9M LK_IHPI RN90 Ohm,,, SM_LK_S,,, SM_T_S PIF0 **ITP_EN/PIF-0 SLK ST **VttPWR_G/P# **REF-/FSL/TEST_SEL REF REF REF0 R90 R9 0KOhm Ohm FSL LK_PWRG R. LK_IH LK_US LK_R_REER_ +VS O **FO P FOR 9 0PF/0V 9 0PF/0V LK_GPI LK_KPI LK_IHPI LK_IH R90 KOhm % R90 0KOhm % _ 9 _ 9 _ RTMT--GRT Int PU/P R=0K ohm. * Int PU: pin,9,,, ** Int P pin 9 0PF/0V 9 0PF/0V 9 0PF/0V 9 0PF/0V SUSTeK OMPUTER IN. RTMT--GRT UL0T Friday, October, 009 ate: Sheet of 9 9.0

30 +VS +V +V_E +VPLL +V_E +VPLL +V 00 0.UF/0V +V_E L00 /00Mhz +V SL UF/.V 00 0.UF/0V 00 0.UF/0V 00 0.UF/0V 00 0.UF/0V 0, LP_0 0, LP_ 0, LP_ 0, LP_ 9 LK_KPI 0, LP_FRME#,,, UF_PLT_RST# INT_SERIRQ EXT_SMI# EXT_SI# 0 0GTE 0 RIN# R.,, VOL_SEL SK SO SI SE# KSI0 KSI KSI KSI KSI KSI KSI KSI KSO0 KSO KSO KSO KSO KSO KSO KSO KSO KSO9 KSO0 KSO KSO KSO KSO KSO PM_PWRTN# OP_S# TP_LK TP_T R. RN00 OHM RN00 OHM RN00 OHM RN00 OHM E_RST# SK SO SI SE# E_XIN E_XOUT U00 0 L0 9 L L L LPLK LFRME# LPRST#/WUI/GP SERIRQ ESMI#/GP ESI#/GP G0/GP KRST#/GP WRST# 0 GPG0 0 FSK 0 GPG 0 FMISO 0 FMOSI 0 FSE# 00 GPG KSI0/ST# 9 KSI/F# 0 KSI/INIT# KSI/SLIN# KSI KSI KSI KSI KSO0/P0 KSO/P KSO/P 9 KSO/P 0 KSO/P KSO/P KSO/P KSO/P KSO/K# KSO9/USY KSO0/PE KSO/ERR# KSO/SLT KSO KSO KSO KSO/GP KSO/GP KK KKE 0 9 VSTY VSTY VSTY VSTY VSTY KMX LP FLSH ROM PS/ PSLK0/GPF0 PST0/GPF PSLK/GPF PST/GPF 9 PSLK/WUI0/GPF 90 PST/WUI/GPF VSTY VT V V PWM0/GP0 PWM/GP PWM/GP PWM/GP PWM/GP PWM/GP PWM/GP PWM/GP RX/GP0 TX/GP TX0/GP RING#/PWRFIL#/LPRST#/GP RX0/GP0 TMRI0/WUI/GP TMRI/WUI/GP PWUREQ#/GP RI#/WUI0/GP0 RI#/WUI/GP GINT/GP TH0/GP TH/GP L0HLT/GPE0 EG/GPE EGS#/GPE EGLK/GPE PWRSW/GPE WUI/GPE LPP#/WUI/GPE L0LLT/WU/GPE GPIO GPG/I LKRUN#/WUI/GPH0/I0 RX/WUI/GPH/I TX/WUI/GPH/I WUI9/GPH/I GPH/I GPH/I GPH/I 0/GPI0 /GPI /GPI /GPI /GPI /GPI /GPI /GPI 9 0 K_LE_PWM T00 HG_LE_Orange# T00 0 TSEL_0 09 TSEL_ FS_SEL O H_SW# PWR_SW# LI_SW# EXP_GTE# HG_EN VR_SEL NUM_LE# P_LE# T00 T00 PWR_LE#, HG_LE# HG_FULL_LE# O_PWR_NT# L_L_PWM FN_PWM 0 TSEL_0 TSEL_ VORE_NT 0 PM_RSMRST# FS_SEL 9 _IN_O# TS# 0 PWRLIMIT_PU# PM_SUS# L_KOFF# FN0_TH 0 S_#_E VSUS_ON SUS_E#, SUS_E#,,9 PU_VRON EXP_GTE# PM_SUS#, PM_LKRUN# VORE_NT 0 HG_EN VOL_SEL, NUM_LE# P_LE# SUS_PWRG,,9 LL_SYSTEM_PWRG 9 VRM_PWRG,0,9 HMI_HP_E R. R. SL00 00 SL00 00 E_ +V_E +VS +VSUS R. 00KOhm RN00 PWRLIMIT_PU# 00KOhm RN00 TS# 00KOhm RN00 EXP_GTE# 00KOhm RN00 _IN_O# PM_SUS# PM_SUS# SUS_E# SUS_E# PM_RSMRST# H_SW#.KOhm RN00.KOhm RN00 0KOHM RN00 0KOHM RN00.KOhm RN00.KOhm RN00 RN00.KOhm RN00.KOhm R00 0KOhm SM0_LK SM0_T 0GTE RIN# SM_LK SM_T TP_LK TP_T PM_PWRTN# 00KOHM RN00 00KOHM RN00.KOhm RN00.KOhm RN00 R0 00KOhm R0 E_ 0 SM0_LK 0 SMLK0/GP 0/GPJ0 HP_EPROM_PROTET# 0 SM0_T PM_PWROK, SM_LK SMT0/GP /GPJ 0 SM_LK VSET_E SM_T SMLK/GP /GPJ 0 SM_T SMT/GP /GPJ 9 ISET_E THRO_PU SMLK/WUI/GPF /GPJ 0 WLN_PWR_NT# SMT/WUI/GPF /GPJ WLN_RST# Xtal E_XIN R00 0MOhm R. E_XOUT ITE-L 00 0.UF/0V SMus VSS VORE VSS VSS VSS VSS VSS VSS 9 9 E_ R. R.,,9 FORE_OFF# E RST SL SSPT +V_E R00 0KOHM E_RST# 00 PF/0V X00.Khz 009 PF/0V PWR SWITH LI SWITH RN009 PWR_SW# 0KOHM 0 0.0UF/V RN009 LI_SW# 0KOHM RN009 0KOHM +V_E PWRSW# Layout note:close to IT0 RN009 0KOHM +V_E LISW#,,,, UF_PLT_RST# 0 OS#_O R00 0KOhm +VS G S Q00 N00 0.UF/.V 0 0.0UF/V Layout note:close to IT0 SUSTeK OMPUTER IN. ITE ustom UL0T ate: Friday, October, 009 Sheet 0 of 9.0

zy2_zy6 e-test final

zy2_zy6 e-test final OM MRK ZY SYSTEM LOK IGRM E@ EXT VG 要打 @ UIO 要打 @ OK @ R 要打 SP@ 特殊 (EXT VG OR R) L@ LOW OST 要打 E@ EXT VG & R 要打 @ RUS 要打 NSF@ Non SF 要打 I@ INT VG 要打 @ UIO 要打 @ R 要打 N@ NON OK 要打 NL@ NON LOW OST 要打 TPM@

More information

zu1-a1a-1102 rev06.opj

zu1-a1a-1102 rev06.opj ZU SYSTEM LOK IGRM VI / hrontel (only for ezock) Page LOK GENERTOR K Page Merom ufpg Page, PU Thermal Sensor Page PI EVIE MR TI ISEL# REQ# / GNT# Interrupts REQ# / GNT# INT# REQ# / GNT# INT# REQ# / GNT#

More information

M60J_MB_R2_01_0710_1000

M60J_MB_R2_01_0710_1000 SYSTEM PGE REF. PGE lock iagram System Setting PU()_MI,PEG,FI,LK,MIS PU()_R PU()_FG,RSV,GN PU()_PWR PU()_XP R SOIMM_0 R SOIMM_ R _Q VOLTGE VI ONTROLLER 0 PH_IEX()ST,IH,RT,LP PH_IEX()_PIE,LK,SM,PEG PH_IEX()_FI,MI,SYS

More information

qt6a_d3a_0090_qim_d3a

qt6a_d3a_0090_qim_d3a P STK UP QT LOK IGRM 0 able ocking PGE 0 L LYER : TOP LYER : SGN LYER : IN LYER : SGN LYER : SV LYER : IN LYER : SGN LYER : OT VG RJ- IR/Pwr btn SPIF Out Stereo MI Headphone Jack US Port VOL ntr SYSTEM

More information

zd1-f-final

zd1-f-final X'TL.MHZ Z(HPL) SYSTM LOK IGRM VOR(ISL).V/.V/.V/.V LOK GNRTOR SLGO: SLGSPK P Merom ufpg P,P PU Thermal Sensor P V/.V (ISL) P P P TTRYHRGR (ISL) P TVOUT RT P TFT L Panel WXG WSXG WUXG P H (ST) P VG LVS

More information

ux31a2_mb_r20

ux31a2_mb_r20 SYSTEM PGE REF. PGE ontent UX SHEMTI Revision R.0 Power VORE+GFX ORE Page 80 lock iagram System Setting PU()_MI,PEG,FI,LK,MIS 7 PU()_R PU()_FG,RSV, PU()_PWR PU()_XP R TERMINTION R ON-OR_ R ON-OR_ 9 R _Q

More information

k42f_2.0_gerber

k42f_2.0_gerber KF SHEMTI For OM Rev.0 Power VORE Page 0 System LOK IRM.VS &.0VS Page Page R & VTT HMI RT L Panel HMI RT M PRKXTS LVS LVS RT Page 0 PIE x FI x PU RRNLE MI x Page ~ R 00/0MHz NV_Q R SOIMM ONFI raidwood

More information

tiny6410sdk

tiny6410sdk oreoard S RST V_V [] V [] V [] V [] V [] V [] V [] V [] V [] V [] VEN [] VSYN [] VLK [] VUS [] OTGI [] OTGM [] OTGP [,] IN [,] IN [] IN0 [] WIFI_IO [] S_LK [] S_n [] S_T0 [] S_T [] OUT0 [] XEINT0 [] XEINT

More information

8I945AEF-RH-AE Rev.1.1

8I945AEF-RH-AE Rev.1.1 Model Name: IEF-RH-E SHEET TITLE Revision. SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

JM50_R21_0120_1_REGERBER_MDRR

JM50_R21_0120_1_REGERBER_MDRR M0 Ultrabook lock iagram Rev.0 VRM Page, L Panel PU nvidia NPL Page 0~ PE ep LVS PU Sandy ridge Page ~ R MHz R SO-IMM & Memory own Page ~ HMI Page Page HMI MI x FI 0 Miniard (HLF) WLN + T Touchpad Keyboard

More information

untitled

untitled URT(ISP) LEs s UZZER, PWM_ URT(FULL) L(*) N US JTG N US US evice LPX RESET EEPROM 0M NET(S00) K SRM USER TEST RE M * M M NorFlash 0Pin User Extend Port M NandFlash F R(Ture IE Mode) POWER YL_LPX_SH_LOK

More information

GA-8I915PM-NF Rev.1.1

GA-8I915PM-NF Rev.1.1 Model Name: IPM-NF SHEET TITLE 0 OVER SHEET 0 LOK IGRM 0 OM & P MOIFY HISTORY 0 P_LG_ 0 P_LG_ 0 P_LG_ 0 P_LG_ 0 VORE POWER 0 GMH-GRNTSLE_HOST 0 GMH-GRNTSLE_R GMH-GRNTSLE_PI E, MI GMH-GRNTSLE_INT VG GMH-GRNTSLE_

More information

JM50_R31_0822_4

JM50_R31_0822_4 JM0 Ultrabook lock iagram Rev.0 VRM Page, L Panel PU nvidia NPL Page 0~ PE ep LVS PU Sandy ridge Page ~ R MHz R SO-IMM & Memory own Page ~ HMI Page Page HMI MI x FI 0 Miniard (HLF) WLN + T Touchpad Keyboard

More information

stm32_mini_v2

stm32_mini_v2 US Mirco S SIO US Power:V Power:.V STMF0VET GPIO TFT SPI URT RJ ENJ0SS SPI Flash lock iagram Size ocument Number Rev STM-Lite-V.0 Ver.0 ate: Friday, June 0, 0 Sheet of 0.0uF R M V - + S J MP-0 V_PWR R

More information

IG41S-M7S-V BOM

IG41S-M7S-V BOM TITLE over Sheet lock iagram eneral Spec. hange Lise Power elivery Processor North ridge South ridge lock Synthesizer R imms PIE SLOT X PI SLOT IE onnectors LN R udio odec UIO onnector FRONT PNEL, FN TX

More information

16440B_0212

16440B_0212 : LOK IRM : PLTFORM : Penryn- (HOST US) : Penryn- (POWR/N) : antiga- (HOST US) : antiga- (MI/V) : antiga- (R) : antiga- (POWR-) : antiga- (POWR-) : antiga- (VSS) : R_SOIMM : R_SOIMM : R_Termination : H&TV-OUT

More information

IG31K-M7S-V _SCH

IG31K-M7S-V _SCH TITL SHT over Sheet lock iagram General Spec. hange List omponent Size Processor, North ridge,,0,, South ridge,, lock Synthesizer Sdram imms,, PI-x Slot 0 Pci Slot Reserve I onnectors TX Power & ypass

More information

LLW2273C(158)-7寸_V4

LLW2273C(158)-7寸_V4 MU REVISION REOR LTR EO NO: PPROVE: TE: L_HSYN L_ L_ L_ L_ Q Q Q Q Q Q0 Q Q QS QM KN K R_KE R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_REF R_WE Voltage & Max urrent & Min Linewidth Netlist V urrent > 00m > 00m Linewidth

More information

1215N Rev: 1.00

1215N Rev: 1.00 SHEMTI Revision. E PGE ontent SYSTEM PGE REF. PU()_MI,PEG,FI,LK,MIS PU()_R PU()_FG,RSV, IM-R SO-IMM HNNEL IM-R SO-IMM HNNEL IM-R VREF & TERMINTION 0 PH_IEX()ST,IH,RT,LP PH_IEX()_PIE,LK,SM,PEG PH_IEX()_FI,MI,SYS

More information

um3b_uma_ _1000_st-1_stephen

um3b_uma_ _1000_st-1_stephen UM/UM SYSTEM LOK IGRM THERML SMS R-SOIMM RVS Type PG R-SOIMM RVS Type PG PG LOK SLGSPVTR (QFN-) PG ual hannel R 00/0.V rrandale ( rpg ) PG,,, POWER REGULTOR +.V_SUS/+0.V_R_VTT +.0V_VTT POWER /TT ONNETOR

More information

WiFi 模组 (SIO ) U L-W0MS.V 0uF/0V R 0 0uF/0V WiFi_V 0.uF S0_LK R S0_ S0_ S0_M S0_0 S0_ T T M LK T0 T WKEUP_OUT WKEUP_IN NT 0 PN POWER Thermal P WKEUP_O

WiFi 模组 (SIO ) U L-W0MS.V 0uF/0V R 0 0uF/0V WiFi_V 0.uF S0_LK R S0_ S0_ S0_M S0_0 S0_ T T M LK T0 T WKEUP_OUT WKEUP_IN NT 0 PN POWER Thermal P WKEUP_O VIO URT0_IN URT0_OUT R0.K R.K 0.uF 0.uF IS_ IS_ IS_ IS_ IS_HS IS_VS IS_PLK IS_SL IS_S SPI0_LK SPI0_TX SPI0_S0 SPI0_RX VIO VK U IS_ IS_ IS_ IS_ IS_HSY IS_VSY IS_PLK IS_SL IS_S 0 SSI0_LK SSI0_TX SSI0_S0

More information

te2_intel_uma_ramp_boi_ok

te2_intel_uma_ramp_boi_ok P STK UP LYER : TOP LYER : TE lock iagram LYER : IN LYER : IN LYER : V LYER : OT INT_LVS US-0 L/ on. P ST - H P RIII-SOIMM RIII-SOIMM P, Re-river P ual hannel R III 00/0/ MHZ R SYSTEM MEMORY rrandale (UMVG)

More information

G60J_R20_Final

G60J_R20_Final YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

945gcm-s2-r

945gcm-s2-r Model Name: GM-S SHEET TITLE Revision. SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT VG GMH-LKEPORT_

More information

Model Name: Version: OM History OM 0 First release veriosn IRX P version ( Layout hange)histoty P 0 RN 0K-PR HNGE TO K-PR 0/0/ modify from IRXH-00-0 R

Model Name: Version: OM History OM 0 First release veriosn IRX P version ( Layout hange)histoty P 0 RN 0K-PR HNGE TO K-PR 0/0/ modify from IRXH-00-0 R GIGYTE G-IRX Schematics Revision.0 SHEET 0 0 0 0 0 0 0 0 0 0 0 TITLE OVER SHEET OM & P MOIFY HISTORY WILLIMTE_ WILLIMTE_ WILLIMTE_ MH-ROOKLE_ MH-ROOKLE_ MH-ROOKLE_ M0_ R_ R_TERM GP IH_ IH_ FWH (UL IOS)

More information

8id533-11d-1030

8id533-11d-1030 GIGYTE G-I Schematics Revision. SHEET 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET TITLE OM & P MOIFY HISTORY WILLIMTE_ WILLIMTE_ WILLIMTE_ MH-ROOKLE-E_ MH-ROOKLE-E_ MH-ROOKLE-E_ SHEET M0~ POWER R~ LN RTL00 & -US

More information

te4_0120_uma_v3_ramp_bom

te4_0120_uma_v3_ramp_bom P STK UP LYER : TOP LYER : LYER : IN TE lock iagram LYER : V LYER : IN LYER : IN LYER : LYER : OT ST - H P RIII-SOIMM RIII-SOIMM P, Re-river P ual hannel R III 00/0/ MHZ R SYSTEM MEMORY rrandale (UMVG)

More information

Microsoft Word - L20AV6-A0维修手册.DOC

Microsoft Word - L20AV6-A0维修手册.DOC L0V-0 电路原理图 V V ROMOEn ROMWEn RESETn [..] R 00K UWPn 0 R 00K 0 U E OE WE RP WP YTE 0 0 Flash_M ROM VPP V 0 0 0 FEn 0 0 U V [0..] XP JMP V R 00K V SL S U SL S N0 N N V WP V NVRM IEn V R.K ROM EMULTOR PITH

More information

a3g_mb_r20_041013

a3g_mb_r20_041013 FILE LIT 0 0 LOK IRM LOK EN Function Key UIO MP & MI RU PMI L TV RT LV /Y/OMP R MINIPI ' OE M V(M) W LN FN PI P 0 0 0 THERML OTHN W 0 MHM MONTR -PM 0 U.0 U X W HU IH.W P 0 0 0 R K 0 0 IE Ultra T00 LP POWER

More information

david_lewis_mb_r20_0420

david_lewis_mb_r20_0420 YTEM PE REF. PE lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R O-IMM_0 R O-IMM_ R _Q VOLTE VI controller 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y PWR

More information

IG31M-M7S-V AM-SCH-N

IG31M-M7S-V AM-SCH-N TITL OVR SHT LOK IGRM HNG LIST PROSSOR-(LG) PROSSOR-(LG) N-FS_PI X_MI N-R HNL / N-POWR N-MIS_GFX N-GN S-PI_PI_US_MI S-LP_ST_RT_UIO_SP S-POWR LK GN-RTM- RII IMM RII IMM RII TRMINTION P X SLOT PI / I ONNTOR

More information

Quanta LX6, LX7 - Schematics.

Quanta LX6, LX7 - Schematics. P STK UP L is. LYER : TOP LYER : SGN LYER : IN(High) LYER : IN(Low) LYER : SV LYER : OT R III SMR_VTERM and GPU.V/.V(RTG) PGE TTERY SELETOR PGE SYSTEM HRGER(P) PGE R-SOIMM LX/ (Liverpool) LOK IGRM PGE

More information

v3s_cdr_std_v1_1_

v3s_cdr_std_v1_1_ REVISION HISTORY Schematics Index: Revision escription ate rawn hecked P0: REVISION HISTORY P0: LOK P0: POWER TREE P0: GPIO SSIGNMENT P0: PU P06: POWER P07: MER-MIPI P08: RG L.7 P09: NOR NNFlash/TF ard

More information

Protel Schematic

Protel Schematic J SP0-. 0 To SP oard J SP-. 0 To SP oard. TRX PWR_SW PN0YR N N N N N TTL_TX TTL_RX 0 PWR_RP 0 0 0 0 R 00R R0 00R R 00R R 00R L 0uH L 0uH L 0uH L 0uH L 0uH L 0uH J PJ-ST- M&PTT J PJ-ST- uto Key J SP0-.

More information

8tag32

8tag32 ortez ite R- oard esign www.ma.com TENTS REVISI ISTORY SEMTI Name SEET ate uthor Ver omments. ontents, Revision istory -- INGGUOMIN raft Release. P# -. Top evel. Inputs. IP Inputs. FI. MI. Frame Store.

More information

kl5a_qv_n12m-gs_ _0900

kl5a_qv_n12m-gs_ _0900 KL Intel Huron River Platform with iscrete GFX 0 FN / THERML EM0- RIII-SOIMM PG RIII-SOIMM PG Speaker PG Mic in (External MI) PG Head-Phone out ual hannel R 00/0/.V ST - H ST - -ROM US est Port 0 PG UIO

More information

untitled

untitled EDM12864-GR 1 24 1. ----------------------------------------------------3 2. ----------------------------------------------------3 3. ----------------------------------------------------3 4. -------------------------------------------------------6

More information

-2 4 - cr 5 - 15 3 5 ph 6.5-8.5 () 450 mg/l 0.3 mg/l 0.1 mg/l 1.0 mg/l 1.0 mg/l () 0.002 mg/l 0.3 mg/l 250 mg/l 250 mg/l 1000 mg/l 1.0 mg/l 0.05 mg/l 0.05 mg/l 0.01 mg/l 0.001 mg/l 0.01 mg/l () 0.05 mg/l

More information

HK1 r2A

HK1 r2A Page Title of schematic page Rev. ate 0 0 0 0 0 0 0 0 0 0 0 0 Page List lock iagram hange List SN /(HOST&PIE) SN /(R I/F) SN /(POWER) SN /(/Strap) PH /(MI/FI/VIEO) PH /(ST/RT/H/LP) PH /(PIE/US/LK/NV) PH

More information

9g10

9g10 ortez Lite R- oard esign TENT HEMTI Name. ontents, Revision History. Top Level. Inputs. IP Inputs. FLI. HMI. Frame tore. udio HEET. Power REVII HITORY ate -- uthor INGGUOMIN Ver omments raft Release. P#

More information

RVIION LIT R VR_VI[0..] PM_PRLPVR T_LLOW#_O I.V TP_PU# PM_PI# T_IN#_O I.V OHM WITH PU_VRON MH_OK OUT: VO V PWR.V 0 OHM WITHP VO VO POWR INTRF I

RVIION LIT R VR_VI[0..] PM_PRLPVR T_LLOW#_O I.V TP_PU# PM_PI# T_IN#_O I.V OHM WITH PU_VRON MH_OK OUT: VO V PWR.V 0 OHM WITHP VO VO POWR INTRF I ONTXT 0_LOK IRM 0_RVIION LIT 0_OYHN PU() 0_OTHN PU() 0_THRML NOR,FN 0_LVIO MH() 0_LVIO PI() 0_LVIO R LOT() 0_LVIO POWR() 0_LVIO () _MH TRPPINLV TRN _IHM_T,LP,I() _IHM_U,PI,PMIO() _IHM_PWR,() _RT&TV OUT

More information

untitled

untitled ( OH ) Cd ( OH ) NiOOH + Cd + H O Ni + ( OH ) + Cd ( OH ) NiOOH + Cd O Ni + H O H O 1/48 H ( ) M NiOOH + MH Ni OH + ( OH ) + M NiOOH MH Ni + /48 3/48 4/48 4 6 8 5.6KΩ±1% 1/ 4W L N C7 1nF/50V F1 T.5A/50V

More information

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi SPHE8202R Design Guide V2.0 JUN, 2007 19, Innovation First Road Science Park Hsin-Chu Taiwan 300 R.O.C. Tel: 886-3-578-6005 Fax: 886-3-578-4418 Web: www.sunplus.com SPHE8202R Design Guide Important Notice

More information

p5e_vm_do_1[1].02g_

p5e_vm_do_1[1].02g_ P-VM O P TITL R.0 00_0_ 00.0. 0 LOK IRM VR.0 Intel Pentium processor / 0 POWR FLOW HRT on oard Prescott,mithField 0 POWR QUN endar Mill,Presler 0 POWR ITRIUTION.V & TNY L 0 LOK ITRIUTION 0 RT MP RULTOR

More information

User ID 150 Password - User ID 150 Password Mon- Cam-- Invalid Terminal Mode No User Terminal Mode No User Mon- Cam-- 2

User ID 150 Password - User ID 150 Password Mon- Cam-- Invalid Terminal Mode No User Terminal Mode No User Mon- Cam-- 2 Terminal Mode No User User ID 150 Password - User ID 150 Password Mon- Cam-- Invalid Terminal Mode No User Terminal Mode No User Mon- Cam-- 2 Mon1 Cam-- Mon- Cam-- Prohibited M04 Mon1 Cam03 Mon1 Cam03

More information

Z09 Rev: 2C

Z09 Rev: 2C VER : OM P/N escription SYSTEM LOK IGRM Memory own Max. G M* P RIII-SOIMM P mst - H P0 ual hannel R III /00 MHZ IM Ivy ridge G 0 W P,,,, FI MI PI-E X ep MI(x) PIE.GT/s NVII GPU NP-GV G (Mb x IO x pcs)

More information

VGA-LCD

VGA-LCD PL GRPHIS OR Revision 0. 0..00 Index Group Main Page PL SRM VG S-VIEO L Revision 0. System rchitecture Top lock Main Main 0.0.00 PU 外部 MU 控制 PL SRM VG TFT. L Memory 显存 URT 串口 0..00 开始布线 PL 控制核心 GRPH VG

More information

BB.3

BB.3 I IURNA L S AN S ï EK VOA ó N m 8 ç 6-8 1 园 叫团团回国 J m l ll m i h M t m t ik i E v l i P g l l A i r L i m b h - T k l ik d i K t T m g i d T r p tc P g r h P r r m P r S t d i T g r T r h d p p r b h K

More information

bmc171_v1

bmc171_v1 使用.0 寸 PU 屏 bit 的接法, 应去掉 L 和 L, 这两个口做为 GPIO 用于 US-OTG 的检测和控制注意 :.0 寸 PU 屏和. 寸 RG 屏 bit 接法有区别 0V VOM=.V L " -V V LHSY LE LLK LVSY L-EN PWM-L PWM-L L L L0 L L L L L L L0 L L L L L L L L L L L0 L L0 L L L

More information

TWSL_N14P-GV2_S2G_0624_for ERD

TWSL_N14P-GV2_S2G_0624_for ERD +V/+V S +.0V is-harge +VGORE +.0V_GFX/V_GFX PG. PG. PG. PU ore RL harge PG.~ PG. PG. PG. PG.0 +.V_GFX PG. K LNE TP K SOIMM Max. G PG. SOIMM Max. G H O PG. PI-E x ard Reader -GRT ROM PG. PG. PI-E x LNE

More information

ZL8_MB_3A

ZL8_MB_3A PU ORE SENTEH SITSTR Page: LOK GEN IS0 ZL ELERON-M/PENTIUM-M SYSTEM V/V MXIM MX VPU V_S/VSUS V VPU VSUS V V Page: Page: R-II SOIMM Page: 0 R-II SOIMM Page: 0 R-II INTEL Mobile_ PU N INTEL LVISO GM Page:,

More information

VA70 BA52HR/CR

VA70 BA52HR/CR dpu NP /L/T V0 LOK IRM PE 0~ PIE X PU andy ridge Ivy ridge FI x PE -0 MI x R /00 MHz channel R /00 MHz channel U.0 R-III O-IMM* R-III O-IMM* amera PE PE POWER PU VORE PE 0 YTEM, +V, +V PE +VP & +VP_VT

More information

Protel Schematic

Protel Schematic Number evision Size ate: -ug- Sheet of File: :\WOWS\esktop\ 新建文件夹 \d-main.sch. rawn y: PN- L I SV S- MUT MUT PW L VS N T L uh L uh u/v u/v K k. p p K V S k K k V S K K K K P V S. u/v u/v L.uH p p.k V S.K.K.

More information

g31m-es2l_r1.11_080718

g31m-es2l_r1.11_080718 Model Name:-M-EL HEET TITLE Revision. HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_, P_L_ P_L_E,F,,H _HOT _RII _PI E, MI _V PWR PI EXPRE* LOT RII HNNEL RII HNNEL RII

More information

8I845GVMRZR10

8I845GVMRZR10 GIGYTE IGVMRZ Schematics SHEET 0 0 0 0 0 0 0 0 0 0 0 TITLE OVER SHEET OM & P MOIFY HISTORY SYSTEM LOK IGRM P_ P_ P_ GMH-(GV)PU,R INTERFE GMH-(GV)R,VG INTERFE GMH-(GV)POWER INTERFE R SERIL TERMINTION R,

More information

P55IMX_RC_final0313

P55IMX_RC_final0313 Model : P/IMx Revision History Intel Merom PU + PM + IH-M hipset anta Rosa plantfrom (No supported MT) / Initial Rev.R / Rev. / Rev. / Rev. / Rev. P P/N: P- P P/N: P- P INEX P YTEM LOK IRM P POWER IRM

More information

G g G 44 m 45 g 9. 8 / v s t / 0000 = 3.6 / 3600 / / 36. s v t s s vt t v s s v s vt t t v / 3.6 / 5 / 5 3.6 / 90 / / / 36. 54 / 54 / 5 / 36. v048 / 048 / 3. 6 s t s 800 v 0 / t 90 s 8 d7.60 8 5 3.8

More information

<49434F415220B0EABBDAB4BCBC7AABACBEF7BEB9A448AFE0A44FBB7BC3D24C6576656C2031AFC5BEC7ACECC344AE772E786C73>

<49434F415220B0EABBDAB4BCBC7AABACBEF7BEB9A448AFE0A44FBB7BC3D24C6576656C2031AFC5BEC7ACECC344AE772E786C73> 3 2 IOR 國 際 智 慧 型 機 器 人 能 力 認 證 Level 1 級 學 科 題 庫 2013.10.14. 公 佈 答 案 題 號 考 題 1 P 型 半 導 體 中 之 少 數 載 子 為 () 電 子 () 電 洞 () 正 離 子 () 負 離 子 2 P 型 半 導 體 與 N 型 半 導 體 結 合 時, 會 在 PN 接 合 面 上 形 成 空 乏 區, 則 空 乏 區

More information

rd4780_grus_debug_v1.0_end

rd4780_grus_debug_v1.0_end J Ethernet on J US ON S S S S S S S S R_N WE_N ETHERNET_INT ETHERNET_S_N ETHERNET_RST ETHERNET_M RST_N TO_TX TRST_N TK TMS TI_RX US_PWEN P M LKK T-V.V WiFi_IO.V T-V WiFi_IO.V J WIFI&GPS.V T_WKE GPS_OS_EN

More information

P3B-F Pentium III/II/Celeron TM

P3B-F Pentium III/II/Celeron TM P3B-F Pentium III/II/Celeron TM 1999 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 13 R PS2 KBMS USB COM1 COM2 JTPWR ATXPWR PWR_FAN CPU_FAN Row 0 1 2 3 4 5 6 7 DSW JP20

More information

THURMAN_UMA_2007_11_19

THURMAN_UMA_2007_11_19 Thurman UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-- REV : - (ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman UM ize ocument Number

More information

68369 (ppp quickstart guide)

68369 (ppp quickstart guide) Printed in USA 04/02 P/N 68369 rev. B PresencePLUS Pro PC PresencePLUS Pro PresencePLUS Pro CD Pass/Fails page 2 1 1. C-PPCAM 2. PPC.. PPCAMPPCTL 3. DB9D.. STPX.. STP.. 01 Trigger Ready Power 02 03 TRIGGER

More information

JM50_R31_0822_4

JM50_R31_0822_4 JM0 Ultrabook lock iagram Rev.0 VRM Page, L Panel PU nvidia NPL Page 0~ PE ep LV PU andy ridge Page ~ R MHz R O-IMM & Memory own Page ~ HMI Page Page HMI MI x FI 0 Miniard (HLF) WLN + T Touchpad Keyboard

More information

va70_hw_mb_r20_0206_gddr5

va70_hw_mb_r20_0206_gddr5 HMI PE ep Panel PE RT K/ PE lick T/P FN PE 9 Head Phone (ombo Jack) MI TPM PE PE PE PE 9 I ep x zalia odec RTK/L PE 0 V0HW LOK IRM dpu NVII NE PE E ITE PE 0~9 PIE X V zalia LP HPI PU Haswell FI x PH Lynx

More information

tsumv39lu for mtc v _?

tsumv39lu for mtc v _? MP LOUT# ROUT# E 0uF/V R LOUT_SP E 0uF/V R ROUT_SP /0 /0 LOUT LOUT- ROUT- ROUT N0 P/.MM MP-UOUTL0 MP-UOUTR0 MP-UOUTL0 MP-UOUTR0 R 0 0 R 0 L R R0 /K E 00uF/V V L 0.uF LOUT# ROUT# MUTE R E 0.uF 0uF/V 0.uF

More information

A (QFP-48-12x ) RANGE IF70K AL-OUT AL-SIG VSS CLKFREQ-SEL HR-SET MIN-SET AM/FM-SEL AL-DISP A AL-

A (QFP-48-12x ) RANGE IF70K AL-OUT AL-SIG VSS CLKFREQ-SEL HR-SET MIN-SET AM/FM-SEL AL-DISP A AL- AM/FM SC361 0 AM/FM 12 CMOS QFP-48-12x12-0.8 FM 150M Hz AM 30 MHz LCD 3 13 1/3 4 32.768kHz FM 10.7 MHz 70 khz AM 455kHz 12 1.8V ~ 3.3V QFP44-10 x10-0.8 A B C D QFP-48-12x12-0.8 QFP-44-10x10-0.8 COB (QFP

More information

g41mt-s2p_r131_

g41mt-s2p_r131_ Model Name:-MT-P HEET TITLE Revision. HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_, P_L_ P_L_E,F,,H _HOT _RII _PI E, MI _V PWR PI EXPRE* LOT R HNNEL R HNNEL R TERMINTION

More information

SPMC75F2413A_EVM_使用说明_V1.2.doc

SPMC75F2413A_EVM_使用说明_V1.2.doc SPMCFA EVM V. - Jan 0, 00 http://www.sunplusmcu.com ................ SPMCFA........... EEPROM.... I/O............ LED.... LED.... RS-........0............ EVM................ 0.....0..... SPMCFA EVM SPMCFA

More information

T1028_Manual_KO_V3 0.pdf

T1028_Manual_KO_V3 0.pdf 2009 : 2009/09 PC Microsoft, MS-DOS, Windows, Windows Sound System Microsoft Corporation Intel, Atom Intel Corporation Sound Blaster, Sound Blaster ProCreative Technology I AC AC AC AC AC - 115 V/60 Hz

More information

中文手册

中文手册 PCC-3428 PC/104 1. PCC-3428 1.1 PCC-3428 90mm 96mm ST CPU STPC Atlas Atlas CPU 486 DX/DX2 CPU DX2 133MHz Atlas 2D LCD/CRT 100MHz SDRAM 64MBytes PCC-3428 10/100Mbps DOC EIDE USB PC/104 ST STPC Atlas STPC

More information

该 奈 自 受 PZ 多 透 soc i e B t h y. y t is NA YL OR exp os ed t h a t b e i n g wh o res or sa in t es s e s we r e m ad e n b ot om. M ean wh i l e NA YL

该 奈 自 受 PZ 多 透 soc i e B t h y. y t is NA YL OR exp os ed t h a t b e i n g wh o res or sa in t es s e s we r e m ad e n b ot om. M ean wh i l e NA YL 探 性 通 性 圣 重 ' 颠 并 格 洛 丽 亚 奈 勒 小 说 贝 雷 的 咖 啡 馆 对 圣 经 女 性 的 重 写 郭 晓 霞 内 容 提 要 雷 的 咖 啡 馆 中 权 社 会 支 配 的 女 性 形 象 美 国 当 代 著 名 黑 人 女 作 家 格 洛 丽 亚 过 对 6 个 圣 经 女 性 故 事 的 重 写 奈 勒 在 其 小 说 贝 覆 了 圣 经 中 被 父 揭 示 了 传 统

More information

BUSNET

BUSNET Ver.3 13 45 67 7 89 BUSNET 111 12 12 13 14 14 1516 16 1718 PA-6812E 12m, 9m 2 PA-682E 2m : N.O.N.C : 2 : AC DC24V.25A 3.3Ω 1.528V DC 25mA 15ºC + 55ºC : : ø4 3 : ø3 6 12mm 47mm 11g PA-685E : N.O.N.C : 2

More information

EMI LOOPS FILTERING EMI ferrite noise suppressors

EMI LOOPS FILTERING EMI ferrite noise suppressors (HighSpeedBoardDesign) (HIGHSPEEDBOARDDESIGN) 1 1 3 1.1 3 1.1.1 3 1.1.2 vs 4 1.1.3 5 1.1.4 8 1.2 9 1.2.1 9 1.2.2 vs 1 1.3 1 1.3.1 11 1.3.1.1 11 1.3.1.2 12 1.3.1.3 12 1.3.1.4 12 1.3.1.5 12 2. 2.1 14 2.1.1

More information

逢甲大學

逢甲大學 Behavior Model DES PCI DES PCI DES DES(Data Encryption Standard) IBM DES DES DES DES DES DES / DES DES P. - (Round) / - k,k,,k k,k,,k P. - (Initial Permutation) L R R k f L (XOR) R R L Ri = Li- XOR f(ri-,ki)

More information

Persuasive Techniques (motorcycle helmet)

Persuasive Techniques  (motorcycle helmet) M O D E A T H E E L E M E N T S O F A N A R G U M E N T 1n t h l s t e s t i m o n y g iv e n b e f o r e t h e M a ry l a n d Se n a t e t h e s p e a ke r m a ke s a s t r o n g c l a i m a b o u t t

More information

ICD ICD ICD ICD ICD

ICD ICD ICD ICD ICD MPLAB ICD2 MPLAB ICD2 PIC MPLAB-IDE V6.0 ICD2 usb PC RS232 MPLAB IDE PC PC 2.0 5.5V LED EEDATA MPLAB ICD2 Microchip MPLAB-IDE v6.0 Windows 95/98 Windows NT Windows 2000 www.elc-mcu.com 1 ICD2...4 1.1 ICD2...4

More information

Tel: , Fax: STR-15 STR bps 2400bps 4800bps 9600bps STR : 500mW 2.ISM 433

Tel: , Fax: STR-15 STR bps 2400bps 4800bps 9600bps STR : 500mW 2.ISM 433 Tel:086-21-50807785, 50273226 Fax:086-21-50807785-807 http://www.sendbow.com TEL +86-021-50273226 50807785 13816690692 FAX:+86-021-50807785-807 167 E-mail:mailto:technology@sendbow.com web:http://www.sendbow.com

More information

PCM-3386用户手册.doc

PCM-3386用户手册.doc PCM-3386 BBPC-4x86 10/100M PC/104 (Lanry technology Co. Ltd. Zhuhai) 38 1012836 (Address: Room 1012,Linhai Building,No. 38,west of Shihua Road,Zhuhai City,Guangdong Province,China) (post code)519015 (phone)0756-3366659

More information

12LB3.mps

12LB3.mps 第 3 章 艺 产 品 学 习 目 标 艺, 简 称 为 THT 艺 (Through Hole Technology) 它 是 指 将 元 器 件 引 出 脚 入 印 制 路 板 相 应 安, 然 后 与 印 制 路 板 面 路 焊 盘 焊 固 定 一 种 联 艺 本 章 主 要 介 绍 程 图 辅 助 材 料 及 配 具 导 线 端 头 处 理 元 件 引 脚 成 形 和 THT 元 件 焊,

More information

B1B1z_ch_print.pdf

B1B1z_ch_print.pdf Since 1992 PLC B1/B1z www.fatek.com SoC PLC CPU (HLS) / FLASHSRAM BGA PLC SoC CPU I/O PCB SoC B1/ B1z PLC 01 SoC B1/B1z PLC PLC B1/B1z PLC B1/B1z PLC FBs PLC FBs PLC 02 03 04 AC 5 C 40 C 5 C 55 C -25 C

More information

2. (1 ) 10 ( 10 ), 20 ; 20 ; 50 ; 100 (2 ) 3, 10 ; 10 ; 30 ; 30 (3 ) 3. 1.,,,,,,, 2.,,,, ;, 3.,,,,,,,,,,, ;,,, 2

2. (1 ) 10 ( 10 ), 20 ; 20 ; 50 ; 100 (2 ) 3, 10 ; 10 ; 30 ; 30 (3 ) 3. 1.,,,,,,, 2.,,,, ;, 3.,,,,,,,,,,, ;,,, 2 1. A B C D (1 ) A, A, :, ;, ;, ;, (2 ) B ;, : 28, ; 28, 60, ; 60, (3 ) C, ; ( ), : 10%, ; 10%,, (4 ) D,, 5 20,, 3000,,,,, A, D,,, 500, 50%,, 1 2. (1 ) 10 ( 10 ), 20 ; 20 ; 50 ; 100 (2 ) 3, 10 ; 10 ; 30

More information

Microsoft Word - 32PFL5520_T3-32PFL5525_T3-42PFL5520_T3-42PFL5525_T3-46PFL5520_T3-46PFL5525_T3.doc

Microsoft Word - 32PFL5520_T3-32PFL5525_T3-42PFL5520_T3-42PFL5525_T3-46PFL5520_T3-46PFL5525_T3.doc . PFL0/T PFL/T GP0W00S G00F0ST 0G 0D S F0 FUSE- N0 SOKET T.0AH/0V R0 0K /W 0 I0 AP00DG- 0NF 0 0 D D R0 0NF D D 0K /W MH MH R0 M % /W- R0 0K- R0 0K /W 0 0V YP SHARP"&PHS" 0G 00 PHS " 0G 00 T P V ( Top Vicory

More information

L4N_VA~1

L4N_VA~1 First International omputer,inc Protable omputer Group HW epartment oard name : Mother oard Schematic. Schematic Page escription : Project : LEN/LN. PI & IRQ & M escription : Version : 0.. lock iagram

More information

因 味 V 取 性 又 鸟 U 且 最 大 罗 海 惜 梅 理 春 并 贵 K a t h l ee n S c h w e r d t n er M f l e z S e b a s t i a n C A Fe rs e T 民 伊 ' 国 漳 尤 地 视 峰 州 至 周 期 甚 主 第 应

因 味 V 取 性 又 鸟 U 且 最 大 罗 海 惜 梅 理 春 并 贵 K a t h l ee n S c h w e r d t n er M f l e z S e b a s t i a n C A Fe rs e T 民 伊 ' 国 漳 尤 地 视 峰 州 至 周 期 甚 主 第 应 国 ' 东 极 也 直 前 增 东 道 台 商 才 R od e ric h P t ak 略 论 时 期 国 与 东 南 亚 的 窝 贸 易 * 冯 立 军 已 劳 痢 内 容 提 要 国 与 东 南 亚 的 窝 贸 易 始 于 元 代 代 大 规 模 开 展 的 功 效 被 广 为 颂 扬 了 国 国 内 市 场 窝 的 匮 乏 窝 补 虚 损 代 上 流 社 会 群 体 趋 之 若 鹜 食 窝

More information

untitled

untitled YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz N TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R

More information

物品重量分級器.doc

物品重量分級器.doc Ω Ω Ω Ω Ω Ω Ω 9 A R = Ω Ω + - - + R = A R = - ρ A A R = + A A R = A ρ Ω = + A A A - R + + = + = ρ ) A A ) ( A R ( + + = + + = A ) A R (+ R R = R R = F F Active Dummy V Active Dummy ± ± ± mv = mv ±

More information

I 宋 出 认 V 司 秋 通 始 司 福 用 今 给 研 除 用 墓 本 发 共 柜 又 阙 杂 既 * *" * " 利 牙 激 I * 为 无 温 乃 炉 M S H I c c *c 传 统 国 古 代 建 筑 的 砺 灰 及 其 基 本 性 质 a 开 始 用 牡 壳 煅 烧 石 灰 南

I 宋 出 认 V 司 秋 通 始 司 福 用 今 给 研 除 用 墓 本 发 共 柜 又 阙 杂 既 * * *  利 牙 激 I * 为 无 温 乃 炉 M S H I c c *c 传 统 国 古 代 建 筑 的 砺 灰 及 其 基 本 性 质 a 开 始 用 牡 壳 煅 烧 石 灰 南 尽 对 古 证 K 避 不 B 要 尽 也 只 得 随 包 国 古 代 建 筑 的 砺 灰 及 其 基 本 性 质 传 统 国 古 代 建 筑 的 顿 灰 及 其 基 本 性 质 李 黎 张 俭 邵 明 申 提 要 灰 也 称 作 贝 壳 灰 蜊 灰 等 是 煅 烧 贝 壳 等 海 洋 生 物 得 的 氧 化 钙 为 主 要 成 分 的 材 料 灰 作 为 国 古 代 沿 海 地 区 常 用 的 建

More information

<4D6963726F736F667420576F7264202D20B9F9B0EABBCDBBAFAB48DEB3B4C1A5BDB3F8A7692E646F63>

<4D6963726F736F667420576F7264202D20B9F9B0EABBCDBBAFAB48DEB3B4C1A5BDB3F8A7692E646F63> 臺 北 市 立 松 山 高 級 工 農 職 業 學 校 資 訊 科 專 題 製 作 報 告 題 目 : 反 彈 空 間 指 導 老 師 : 余 耀 銘 學 生 : 廖 國 銓 趙 信 瑋 中 華 民 國 102 年 5 月 摘 要 在 這 高 速 科 技 的 起 飛 下, 科 技 都 建 立 起 於 基 礎, 有 些 人 把 這 基 礎 轉 為 理 論, 教 給 大 眾 學 習 ; 有 些 人 利

More information

WT210/230数字功率计简易操作手册

WT210/230数字功率计简易操作手册 T0/0 数 字 功 率 计 操 作 手 册 I 040-0 第 版 目 录 第 章 第 章 第 章 功 能 说 明 与 数 字 显 示. 系 统 构 成 和 结 构 图... -. 数 字 / 字 符 初 始 菜 单... -. 测 量 期 间 的 自 动 量 程 监 视 器 量 程 溢 出 和 错 误 提 示... - 开 始 操 作 之 前. 连 接 直 接 输 入 时 的 测 量 回 路...

More information

MICROMSTER 420/430/440 MICROMSTER kw 11 kw 0.12kW 250kW D MICROMSTER kw 250kW C01 E86060-D B MICROMSTER 440

MICROMSTER 420/430/440 MICROMSTER kw 11 kw 0.12kW 250kW D MICROMSTER kw 250kW C01 E86060-D B MICROMSTER 440 产品样本 D51.2 10 2008 MICROMSTER 420/430/440 变频器 应用于驱动技术的通用型变频器 产品样本 D51.2 10 2008 MICROMSTER nswers for industry. MICROMSTER 420/430/440 MICROMSTER 420 0.12 kw 11 kw 0.12kW 250kW D51.2 2008.10 MICROMSTER

More information

600231 122087 11 2012-006 2012 3 6 2012 3 4 9 9 2012 2 26 2012 2 29 [2011]41 2011 1 1 2011 2008 1,319 1,319 1 2011 1 1 2008 329.76 329.76 2011 10 1 2011 2011 738.55 9 0 0 2012 3 7 2 2012 2 26 [2011]41

More information

中国轮胎商业网宣传运作收费标准

中国轮胎商业网宣传运作收费标准 中 国 轮 胎 工 厂 DOT 大 全 序 号 DOT 国 家 工 厂 名 ( 中 文 ) 1 02 中 国 曹 县 贵 德 斯 通 轮 胎 有 限 公 司 2 03 中 国 唐 山 市 灵 峰 轮 胎 有 限 公 司 3 04 中 国 文 登 市 三 峰 轮 胎 有 限 公 司 4 08 中 国 安 徽 安 粮 控 股 股 份 有 限 公 司 5 0D 中 国 贵 州 轮 胎 厂 6 0F 中 国

More information

GW EDA VHDL VHDL VHDL VHDL ADC009 0 FPGA PC GW EDA a GW EDA beda README.TXT c d 0 e J MZH +V GND -V D/A +V GND S JA J D D D D D D D D C K J J VGA VGA B EDA JB B J HC B RS- CON CON HC PS/ CPLD/FPGA J RS-

More information

New Doc 1

New Doc 1 U N I V E R SI T Y O F M A L ; 1ï i l i dvol 1 l 2 0 1 8 w 1a1 p&t«apa«ridia ti p E g s l am an Pt d1an h Ma @Mi u Ooam a1 ol am S1udl es} ]111 / 2 1 Dr Mo11an a Daw 11a mai amy 1 P r o f e s s o r D r

More information

MICROMSTER 410/420/430/440 MICROMSTER kw 0.75 kw 0.12kW 250kW MICROMSTER kw 11 kw D C01 MICROMSTER kw 250kW E86060-

MICROMSTER 410/420/430/440 MICROMSTER kw 0.75 kw 0.12kW 250kW MICROMSTER kw 11 kw D C01 MICROMSTER kw 250kW E86060- D51.2 2003 MICROMSTER 410/420/430/440 D51.2 2003 micromaster MICROMSTER 410/420/430/440 0.12kW 250kW MICROMSTER 410/420/430/440 MICROMSTER 410 0.12 kw 0.75 kw 0.12kW 250kW MICROMSTER 420 0.12 kw 11 kw

More information

ο HOH 104 31 O H 0.9568 A 1 1 109 28 1.01A ο Q C D t z = ρ z 1 1 z t D z z z t Qz = 1 2 z D z 2 2 Cl HCO SO CO 3 4 3 3 4 HCO SO 2 3 65 2 1 F0. 005H SiO0. 032M 0. 38 T4 9 ( K + Na) Ca 6 0 2 7 27 1-9

More information

FM1935X智能非接触读写器芯片

FM1935X智能非接触读写器芯片 FM33A0xx MCU 2017. 05 2.0 1 (http://www.fmsh.com/) 2.0 2 ... 3 1... 4 1.1... 4 1.2... 4 1.3... 5 1.3.1... 5 1.3.2... 5 1.4... 8 1.4.1 LQFP100... 8 1.4.2 LQFP80... 9 1.4.3... 9 2... 15 2.1 LQFP100... 15

More information

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi iml88-0v C / 8W T Tube EVM - pplication Notes iml88 0V C 8W T Tube EVM pplication Notes Table of Content. IC Description.... Features.... Package and Pin Diagrams.... pplication Circuit.... PCB Layout

More information

MICROMASTER 410/420/430/440 DA kW 250kW MICROMASTER Eco & MIDIMASTER Eco MICROMASTER, MICROMASTER Vector DA64 MIDIMASTER Vector 90kW (Low

MICROMASTER 410/420/430/440 DA kW 250kW MICROMASTER Eco & MIDIMASTER Eco MICROMASTER, MICROMASTER Vector DA64 MIDIMASTER Vector 90kW (Low DA51.2 2002 micromaster MICROMASTER 410/420/430/440 0.12kW 250kW s MICROMASTER 410/420/430/440 DA51.2 2002 0.12kW 250kW MICROMASTER Eco & MIDIMASTER Eco MICROMASTER, MICROMASTER Vector DA64 MIDIMASTER

More information