um3b_uma_ _1000_st-1_stephen

Size: px
Start display at page:

Download "um3b_uma_ _1000_st-1_stephen"

Transcription

1 UM/UM SYSTEM LOK IGRM THERML SMS R-SOIMM RVS Type PG R-SOIMM RVS Type PG PG LOK SLGSPVTR (QFN-) PG ual hannel R 00/0.V rrandale ( rpg ) PG,,, POWER REGULTOR +.V_SUS/+0.V_R_VTT +.0V_VTT POWER /TT ONNETOR PG PG +.0V_PH PG PG SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V PU VR / +.V_LW/+V_LW/ +V_LW PG PG PG PG PG ST-O ST-H PG PG ST ST FI MI X LVS TMS LEVEL SHIFTER PIVPLSZE PG Panel onnector PG HMI ONN. PG US conn x PG luetooth T onn T PG 0 amera PG 0 US.0 US.0 US.0 IH PH (HM) VG PIE.0 PIE.0 US.0 PIE.0 US.0 RT ONN. LOM RTL0E MINI-R WLN MINI-R WWN PG PG PG PG - MI conn PG UIO/MP LQ-GR udio udio SPK conn Jacks x PG PG 0 USER INTERFE PG PG ONN PG SPI FLSH Mbytes PG LP K ITE0 PG X PS/ Touchpad PG PG,,,0,, SPI FLSH Mbytes PG Keyboard PG US.0 US.0 ONN PG US.0 US.0 VER : PW: PW: R REER RTS PG US conn x QUNT OMPUTER Schematic lock iagram Size ocument Number Rev UM/UM ate: Wednesday, September 0, 00 Sheet of

2 Table of ontents PGE ESRIPTION Schematic lock iagram Front Page - larksfield/uburndale - PH - RIII SO-IMM(0P) lock Generator - LNK PGE HMI ONN L ONN RT ONN ONN SIO (ITE0) FLSH / RT MINI-ard (WWN) 0 MINI-ard (WLN\WPN) US ST (H & _ROM) TP / KEYOR PWR SWITH / /LE FN / THERML OE L LN(RTL0M/RJ-) System Reset ircuit LNK PGE 0.V_RUN(RT0/RT0) harger (MX) V/V (TPS)._R/0.(TPS).0V_PH(TPS).0_VTT(TPS) GFX_VORE (MX0) PU ORE(MX0) Run Power Switch in & att 0 P & SREW EMI P SMUS LOK THERML MP Power lock iagram Power sequence lock XP 0 POWER PLNE +PWR_SR +RT_ELL +V_LW +V_LW +.V_LW +V_SUS +.V_SUS +.V_SUS +0.V_R_VTT +V_RUN +.V_RUN +.V_RUN +.V_RUN +V_H +.0V_PH +V_ORE +LV +V_MO VOLTGE 0V~+V +.0V~+.V +V +V +.V +.V +0.V +V +.V +.V +.V +V +0.V~+.V +.V +V PGE,0,,,,,,0, 0,,,0,,,,,,,0,,,,,,, Power States 0,0,0,0,,,,,,,,,,,,,,0, 0,0,,,,0,,,,,,,,,,,,0,,,,,,0,,,,,,,,,,,0,,,,,,,,0,,,,,,0 0,,,,,,, 0, GN PLNE PGE ESRIPTION GN LL +V +.0V_VTT +.V 0,0,0,,,0 ESRIPTION MIN POWER RT LRGE POWER SLP_S# TRL POWER SLP_S# TRL POWER SOIMM POWER SOIMM POWER SLP_S# TRL POWER SLP_S# TRL POWER SVO POWER Express ard/min ard H Power PU ORE POWER L Power MO Power ONTROL SIGNL,,, LRGE POWER MIN POWER +.V,0,,,,,,,,,,, LW_ON SUS_ON SUS_ON SUS_ON RUN_ON RUN_ON RUN_ON RUN_ON RUN_ON H_EN +.0V 0,0,,, PH POWER RUN_ON IMVP_VR_ON LV_TST_EN & ENV MO_EN TIVE IN S0~S S0~S S0~S S0~S 0 POWER.V_LW_ON S0~S PU POWER RUN_ON QUNT OMPUTER Index & Power Status Size ocument Number Rev UM/UM ate: Wednesday, September 0, 00 Sheet of

3 [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP FI_TXN[:0] FI_TXP[:0] FI_FSYN0 FI_FSYN FI_INT FI_LSYN0 FI_LSYN U MI_RX#[0] MI_RX#[] MI_RX#[] MI_RX#[] MI_RX[0] MI_RX[] MI_RX[] MI_RX[] MI_TX#[0] G MI_TX#[] F MI_TX#[] H MI_TX#[] MI_TX[0] F MI_TX[] E MI_TX[] G MI_TX[] FI_TXN0 E FI_TXN FI_TX#[0] FI_TXN FI_TX#[] FI_TXN FI_TX#[] FI_TXN FI_TX#[] G FI_TXN FI_TX#[] E FI_TXN FI_TX#[] F FI_TXN FI_TX#[] G FI_TX#[] FI_TXP0 FI_TXP FI_TX[0] FI_TXP FI_TX[] 0 FI_TXP FI_TX[] FI_TXP FI_TX[] G FI_TXP FI_TX[] E0 FI_TXP FI_TX[] F0 FI_TXP FI_TX[] G FI_TX[] F FI_FSYN[0] E FI_FSYN[] FI_INT F FI_LSYN[0] FI_LSYN[] MI Intel(R) FI PI EXPRESS -- GRPHIS PEG_IOMPI PEG_IOMPO PEG_ROMPO PEG_RIS PEG_RX#[0] PEG_RX#[] PEG_RX#[] PEG_RX#[] PEG_RX#[] PEG_RX#[] PEG_RX#[] PEG_RX#[] PEG_RX#[] PEG_RX#[] PEG_RX#[0] PEG_RX#[] PEG_RX#[] PEG_RX#[] PEG_RX#[] PEG_RX#[] PEG_RX[0] PEG_RX[] PEG_RX[] PEG_RX[] PEG_RX[] PEG_RX[] PEG_RX[] PEG_RX[] PEG_RX[] PEG_RX[] PEG_RX[0] PEG_RX[] PEG_RX[] PEG_RX[] PEG_RX[] PEG_RX[] PEG_TX#[0] PEG_TX#[] PEG_TX#[] PEG_TX#[] PEG_TX#[] PEG_TX#[] PEG_TX#[] PEG_TX#[] PEG_TX#[] PEG_TX#[] PEG_TX#[0] PEG_TX#[] PEG_TX#[] PEG_TX#[] PEG_TX#[] PEG_TX#[] PEG_IOMPI K J J G G F F E 0 J H H F G E F F 0 0 L M M M0 L K M J K H0 H F E R./F R 0/F [] H_PUET# [0] H_PEI [0] H_THERM [] PM_SYN [0] H_PWRGOO [] PM_RM_PWRG [] H_VTTPWRG [,,,0,] PLTRST# R0 U H_OMP T OMP H_OMP T OMP H_OMP G OMP H_OMP0 T OMP0 H SKTO# H_TERR# K TERR# H_PEI T PEI H_PROHOT# N PROHOT# K THERMTRIP# H_PURST# P RESET_OS# L PM_SYN N VPWRGOO_ N VPWRGOO_0 PM_RM_PWRG K SM_RMPWROK M VTTPWRGOO M TPPWRGOO.K/F L RSTIN# MIS THERML PWR MNGEMENT LOKS R MIS JTG & PM LK LK# LK_ITP LK_ITP# PEG_LK PEG_LK# PLL_REF_SSLK PLL_REF_SSLK# SM_RMRST# SM_ROMP[0] SM_ROMP[] SM_ROMP[] PM_EXT_TS#[0] PM_EXT_TS#[] PRY# PREQ# TK TMS TRST# TI TO TI_M TO_M R# PM#[0] PM#[] PM#[] PM#[] PM#[] PM#[] PM#[] PM#[] R0 T0 E F L M N N P T P N P T T R R P N J K K J J H K H SM_ROMP_0 SM_ROMP_ SM_ROMP_ XP_TRST# XP_TI_M R XP_TO_M RESET# T T0 LK_PU_LK [0] LK_PU_LK# [0] LK_PIE_GPLL [] LK_PIE_GPLL# [] REFSSLK [] REFSSLK# [] R_RMRST# [,] R R R SJ_00 0K 0K +.0V_VTT R,R Remove / Ray PM_EXTTS#0 [] PM_EXTTS# [] R *.K/F_N PEG_TX[0] PEG_TX[] PEG_TX[] PEG_TX[] PEG_TX[] PEG_TX[] PEG_TX[] PEG_TX[] PEG_TX[] PEG_TX[] PEG_TX[0] PEG_TX[] PEG_TX[] PEG_TX[] PEG_TX[] PEG_TX[] L M M L0 M K M H K G0 G F E +.V_SUS R.K/F PM_RM_PWRG R K/F R 0/F larksfield/uburndale RESET# R K +.V_RUN larksfield/uburndale R use a k pull-up to.v_s for R# TRST# use a ohm pull down. Processor Pullups +.0V_VTT Processor ompensation Signals R ompensation Signals H_OMP0 SM_ROMP_ H_OMP SM_ROMP_ R./F R./F R *_N H_OMP H_OMP SM_ROMP_0 R_RMRST# 0 H_PWRGOO 0 H_TERR# H_PROHOT# R./F R./F R0 0/F R 0/F R 0/F R./F R 00/F Layout Note: Place these resistors near Processor 0.0U 0.0U H_PURST# UURN / QUNT OMPUTER Size ocument Number Rev UM/UM Friday, October 0, 00 ate: Sheet of

4 UURNLE/LRKSFIEL PROESSOR (R) U U [] M Q[:0] [] [] [] [] [] [] M S0 M S M S M S# M RS# M WE# M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q 0 S_Q[0] 0 S_Q[] S_Q[] S_Q[] 0 S_Q[] 0 S_Q[] E0 S_Q[] S_Q[] S_Q[] F0 S_Q[] E S_Q[0] F S_Q[] E S_Q[] S_Q[] E S_Q[] S_Q[] H0 S_Q[] G S_Q[] K S_Q[] J S_Q[] G S_Q[0] G0 S_Q[] J S_Q[] J0 S_Q[] L S_Q[] M S_Q[] M S_Q[] L S_Q[] L S_Q[] K S_Q[] N S_Q[0] P S_Q[] H S_Q[] F S_Q[] K S_Q[] K S_Q[] F S_Q[] G S_Q[] J S_Q[] J S_Q[] J0 S_Q[0] J S_Q[] L0 S_Q[] K S_Q[] K S_Q[] L S_Q[] K S_Q[] L S_Q[] N S_Q[] M0 S_Q[] R S_Q[0] L S_Q[] M S_Q[] N S_Q[] T S_Q[] P S_Q[] M S_Q[] N S_Q[] M S_Q[] T S_Q[] T S_Q[0] L S_Q[] R S_Q[] P S_Q[] S_S[0] S_S[] U S_S[] E S_S# S_RS# E S_WE# R SYSTEM MEMORY S_K[0] S_K#[0] S_KE[0] S_K[] S_K#[] S_KE[] S_S#[0] S_S#[] S_OT[0] S_OT[] S_M[0] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[] S_QS#[0] S_QS#[] S_QS#[] S_QS#[] S_QS#[] S_QS#[] S_QS#[] S_QS#[] S_QS[0] S_QS[] S_QS[] S_QS[] S_QS[] S_QS[] S_QS[] S_QS[] S_M[0] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[0] S_M[] S_M[] S_M[] S_M[] S_M[] P Y Y P E E F H M G M N0 N F J N H K P T F H M H K0 N R Y W V V T Y U T U G T V M M0 M M M M M M M M M M M M M M M QS#0 M QS# M QS# M QS# M QS# M QS# M QS# M QS# M QS0 M QS M QS M QS M QS M QS M QS M QS M 0 M M M M M M M M M M 0 M M M M M M LK0 [] M LK0# [] M KE0 [] M LK [] M LK# [] M KE [] M S0# [] M S# [] M OT0 [] M OT [] M M[:0] [] M QS#[:0] [] M QS[:0] [] M [:0] [] [] M Q[:0] [] [] [] [] [] [] M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M S0 M S M S M S# M RS# M WE# E F F F F G H G J J G G J J J K L M K K M N F G J K G G J H K K M N K K M M P N T N N N T T N P P T T P R0 T0 W R Y S_Q[0] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[0] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[0] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[0] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[0] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[0] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[] S_Q[0] S_Q[] S_Q[] S_Q[] S_S[0] S_S[] S_S[] S_S# S_RS# S_WE# R SYSTEM MEMORY - S_K[0] S_K#[0] S_KE[0] S_K[] S_K#[] S_KE[] S_S#[0] S_S#[] S_OT[0] S_OT[] S_M[0] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[] S_QS#[0] S_QS#[] S_QS#[] S_QS#[] S_QS#[] S_QS#[] S_QS#[] S_QS#[] S_QS[0] S_QS[] S_QS[] S_QS[] S_QS[] S_QS[] S_QS[] S_QS[] S_M[0] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[] S_M[0] S_M[] S_M[] S_M[] S_M[] S_M[] W W M V V M E H K H L R T F J L H L R R E H M G L P R U V T V R T R R R R P R F P N M M0 M M M M M M M M M M M M M M M QS#0 M QS# M QS# M QS# M QS# M QS# M QS# M QS# M QS0 M QS M QS M QS M QS M QS M QS M QS M 0 M M M M M M M M M M 0 M M M M M M LK0 [] M LK0# [] M KE0 [] M LK [] M LK# [] M KE [] M S0# [] M S# [] M OT0 [] M OT [] M M[:0] [] M QS#[:0] [] M QS[:0] [] M [:0] [] larksfield/uburndale hannel Q[,,,], M[] Requires minimum mils spacing with all other signals, including data signals. larksfield/uburndale hannel Q[,,,,,,0,,] Requires minimum mils spacing with all other signals, including data signals. UURN / QUNT OMPUTER Size ocument Number Rev UM/UM ate: Friday, October 0, 00 Sheet of

5 PRSLPVR VI GFXVR_EN VI VI0 VI VI VI0 PRSLPVR VI VI VI H_PSI# VI VI VI TP_VSS_SENSE_VTT VI VI GFXVR_PRSLPVR [] GFXVR_EN [] GFXVR_IMON [] GFXVR_VI_0 [] GFXVR_VI_ [] GFXVR_VI_ [] GFXVR_VI_ [] GFXVR_VI_ [] GFXVR_VI_ [] GFXVR_VI_ [] VSS_XG_SENSE [] H_PSI# [] I_MON [] VSENSE [] VSSSENSE [] PRSLPVR [] VI0 [] VI [] VI [] VI [] VI [] VI [] VI [] V_XG_SENSE [] +.V_RUN +.0V_VTT +V_ORE +.0V_VTT +.0V_VTT +V_ORE +V_ORE +.0V_VTT +V_GFX_ORE +.0V_VTT +.0V_VTT +.V_SUS Size ocument Number Rev ate: Sheet of QUNT OMPUTER UM/UM UURN / Friday, October 0, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER UM/UM UURN / Friday, October 0, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER UM/UM UURN / Friday, October 0, 00 PU ore Power UURNLE/LRKSFIEL PROESSOR (POWER) UURNLE/LRKSFIEL PROESSOR (GRPHIS POWER) lose to PU POWER PU ORE SUPPLY.V RIL POWER SENSE LINES PU VIS UF larksfield/uburndale POWER PU ORE SUPPLY.V RIL POWER SENSE LINES PU VIS UF larksfield/uburndale ISENSE N VTT_SENSE PSI# N VI[0] K VI[] K VI[] K VI[] L VI[] L VI[] M VI[] M PRO_PRSLPVR M VTT_SELET G V_SENSE J VSS_SENSE_VTT V G V G V G V G V G V G0 V G V G V G V0 G V F V F V F V F V F V F0 V F V F V F V0 F V V V V V V 0 V V V V0 V V V V V V 0 V V V V0 V V V V V V 0 V V V V0 V Y V Y V Y V Y V Y V Y0 V Y V Y V Y V0 Y V V V V V V V V V V V V0 V V V V V V V0 V V U V U V U V U V U V U0 V U V U V U V0 U V R V R V R V R V R V R0 V R V R V R V0 R V P V P V P V P V P V P0 V P V P V P V00 P VTT0_ F0 VTT0_ E0 VTT0_ 0 VTT0_ 0 VTT0_ Y0 VTT0_ W0 VTT0_ U0 VTT0_0 T0 VTT0_ J VTT0_ J VTT0_ H VTT0_ H VTT0_ H VTT0_ H0 VTT0_ J VTT0_ J VTT0_ H VTT0_ H VTT0_ G VTT0_0 G VTT0_ G VTT0_ G VTT0_ F VTT0_ F VTT0_ F VTT0_ F VTT0_ E VTT0_ E VTT0_ VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_0 VTT0_ VTT0_ VSS_SENSE J VTT0_ J VTT0_ J 0U 0U + 0U. + 0U. 0U 0U U U R K R K R0 *K_N R0 *K_N T0 T0 *0U_N *0U_N *U_N *U_N 0U 0U U U R K R K *U_N *U_N R *K_N R *K_N U U U U *0U_N *0U_N 0 *0U_N 0 *0U_N *0U_N *0U_N 0U 0U U U POWER GRPHIS VIs GRPHIS R -.V RILS FI PEG & MI SENSE LINES.V.V UG larksfield/uburndale POWER GRPHIS VIs GRPHIS R -.V RILS FI PEG & MI SENSE LINES.V.V UG larksfield/uburndale GFX_VI[0] M GFX_VI[] P GFX_VI[] N GFX_VI[] P GFX_VI[] M GFX_VI[] P GFX_VI[] N GFX_VR_EN R GFX_PRSLPVR T GFX_IMON M VXG_SENSE R VSSXG_SENSE T VXG T VXG T VXG T VXG T VXG R VXG R VXG R VXG R VXG P VXG0 P VXG P VXG P VXG N VXG N VXG N VXG N VXG M VXG M VXG M VXG0 M VXG L VXG L VXG L VXG L VXG K VXG K VXG K VXG K VXG J VXG0 J VXG J VXG J VXG H VXG H VXG H VXG H VTT_ J VTT_ J VTT_ H VTT_ K VTT_ J VTT_0 J VTT_ J VTT_ H VTT_ G VTT_ G VTT_ G VTT_ F VTT_ E VTT_ E VQ J VQ F VQ E VQ E VQ VQ VQ VQ Y VQ W VQ0 W VQ U VQ T VQ T VQ P VQ N VQ N VQ L VQ H VTT0_ P0 VTT0_0 N0 VTT0_ L0 VTT0_ K0 VPLL L VPLL L VPLL M VTT_ J VTT_ J0 VTT_ J VTT_ H VTT_ H0 VTT_ H R0 00/F R0 00/F R K R K.U/.V.U/.V 0U 0U U U + *0U_N. + *0U_N. R K R K 0U 0U 0U 0U U U R *K_N R *K_N U U *U_N *U_N *U_N *U_N R K R K *U_N *U_N 0U 0U *0U_N *0U_N U U U U 0 U 0 U R.K/F R.K/F R *K/F_N R *K/F_N + *0U_N + *0U_N R *K_N R *K_N 0 *0U_N 0 *0U_N U U *0U_N *0U_N 0U 0U U U U U R 00/F R 00/F R *K_N R *K_N U U 0U 0U U U T T 0U 0U *U_N *U_N *U_N *U_N 0U 0U *0U_N *0U_N U U 0U 0U 0 U 0 U U U U U R K R K + 0U + 0U T0 T0 U U 0U 0U 0 0U 0 0U U U U U U U + 0U. + 0U. R *K_N R *K_N 0U 0U 0U 0U 0 U 0 U R *K_N R *K_N U U R0 K R0 K U U *0U_N *0U_N.U.U R *K_N R *K_N U U 0U 0U R K R K 0 U 0 U 0U 0U 0 U 0 U R K R K R *K_N R *K_N *0U_N *0U_N

6 UURNLE/LRKSFIEL PROESSOR (GN) UH UI UURNLE/LRKSFIEL PROESSOR( RESERVE, FG) UE T0 T R R R R R R0 R R R R R R P0 P P P0 P P P N N N N0 N M M M M0 M M M M M M L L L L0 L L L L L K K K K0 K J J J0 J J J J J J H H H H H H0 H H H H H0 H H H H H G0 F F F E VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS00 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 E E E E E0 E E E E E Y Y Y W W W W W W0 W W W W W V0 U U U T T T T T T0 T T T T T R0 P P P N N N N N N0 N N N N N M0 L L L L L L K K K0 K K K K J J0 J J H H H H H H H H H H H H H G G G0 G G G F0 F F F F F E E E E E E E E E E E 0 0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS00 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS NTF VSS_NTF VSS_NTF VSS_NTF VSS_NTF VSS_NTF VSS_NTF VSS_NTF T T R +M_VREF_Q_IMM0 +M_VREF_Q_IMM T P T P T P T P R0 R FG0 FG FG FG *0_NTP_RSV_R *0_NTP_RSV_R P RSV L RSV L RSV L RSV J RSV G RSV M RSV L RSV J S_IMM_VREF H S_IMM_VREF G RSV G RSV E RSV E0 RSV M0 FG[0] M FG[] P FG[] L FG[] L0 FG[] M FG[] N FG[] M FG[] K FG[] K FG[] K FG[0] J FG[] N0 FG[] N FG[] J FG[] J FG[] J0 FG[] K0 FG[] H RSV_TP_ RSV RSV 0 RSV 0 RSV U RSV T RSV0 RSV RSV RSV_NTF_ RSV_NTF_ J RSV J RSV RSV_NTF_ RSV_NTF_ RSV_NTF_0 RSV_NTF_ larksfield/uburndale RESERVE RSV RSV RSV RSV RSV RSV_NTF_ RSV RSV RSV_NTF_0 RSV_NTF_ RSV_NTF_ RSV_NTF_ RSV RSV RSV RSV RSV RSV0 RSV RSV RSV RSV_NTF_ RSV_NTF_ RSV_NTF_ RSV_NTF_ RSV RSV_TP_ RSV_TP_0 KEY RSV RSV RSV RSV RSV_TP_ RSV_TP_ RSV_TP_ RSV_TP_ RSV_TP_0 RSV_TP_ RSV_TP_ RSV_TP_ RSV_TP_ RSV_TP_ RSV_TP_ RSV_TP_ RSV_TP_ RSV_TP_ RSV_TP_0 RSV_TP_ RSV_TP_ RSV_TP_ RSV_TP_ RSV_TP_ VSS J J H K L R J J P T T R L L P0 P L T T P R T T P R R E F J H RSV_R RSV_R R R *0_N *0_N No need to pull down RSV,,, &, these resistors are for intel internal test only. R R G E V V N W W N E P an be left N is Intel RM R implementation; ES/G SJ_00 recommendation to GN larksfield/uburndale larksfield/uburndale The larkfield processor's PI Express interface may not meet PI Express.0 jitter specifications. Intel recommends placing a.0k +/- % pull down resistor to VSS on FG[] pin for both rpg and G components. This pull down resistor should be removed when this issue is fixed. UURN / QUNT OMPUTER Size ocument Number Rev UM/UM ate: Wednesday, September 0, 00 Sheet of

7 IEX PEK-M (MI,FI,GPIO) [] MI_RXN0 [] MI_RXN [] MI_RXN [] MI_RXN [] MI_RXP0 [] MI_RXP [] MI_RXP [] MI_RXP [] MI_TXN0 [] MI_TXN [] MI_TXN [] MI_TXN [] MI_TXP0 [] MI_TXP [] MI_TXP [] MI_TXP +.0V_PH [,] PH_PWRG [] PM_RM_PWRG [] IH_RSMRST# [] SUS_PWR_K [] SIO_PWRTN# [] _PRESENT R0./F MI_ZOMP XP_RESET# LN_RST# IH_RSMRST# PM_TLOW# PM_RI# +.V_RUN U MI0RXN J MIRXN W0 MIRXN J0 MIRXN MI0RXP G MIRXP 0 MIRXP G0 MIRXP E MI0TXN F MITXN 0 MITXN E MITXN MI0TXP H MITXP 0 MITXP MITXP H MI_ZOMP F MI_IROMP T SYS_RESET# M SYS_PWROK PWROK K MEPWROK 0 LN_RST# RMPWROK RSMRST# M P PWRTN# P PRESENT / GPIO TLOW# / GPIO F RI# IbexPeak-M_RP0 MI System Power Management SUS_PWR_N_K / GPIO0 FI FI_RXN0 FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXP0 FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_INT FI_FSYN0 FI_FSYN FI_LSYN0 FI_LSYN WKE# LKRUN# / GPIO SUS_STT# / GPIO SUSLK / GPIO SLP_S# / GPIO SLP_S# SLP_S# SLP_M# TP PMSYNH SLP_LN# / GPIO H J E F G W J F H J G J PIE_WKE# Y LKRUN# P RSV_LPP# F IH_SUSLK E SIO_SLP_S# H SLP_S#_R P SIO_SLP_S# K SLP_M#_R N J0 F PM_SLP_LN#_R FI_TXN0 [] FI_TXN [] FI_TXN [] FI_TXN [] FI_TXN [] FI_TXN [] FI_TXN [] FI_TXN [] FI_TXP0 [] FI_TXP [] FI_TXP [] FI_TXP [] FI_TXP [] FI_TXP [] FI_TXP [] FI_TXP [] FI_INT [] SIO_SLP_S# [] [] PNEL_KEN [] ENV [] [] L_LK [] L_T PIE_WKE# [] LKRUN# [] T T T T T [] [] [] L_0+ L_+ L_+ T P [] [] [] [] [] [] [] VGHSYN [] VGVSYN I_PWM [] L_LK- [] L_LK+ FI_FSYN0 [] [] L_LK- [] L_LK+ FI_FSYN [] [] L_0- FI_LSYN0 [] [] L_- [] L_- FI_LSYN [] T P L_0- L_- L_- T P L_0+ L_+ L_+ T P [] VG_LU [] VG_GRN [] VG_RE [] G_LK_ SIO_SLP_S# [] [] G_T_ PM_SYN [] T PNEL_KEN ENV L_LK L_T L_TRL_LK L_TRL_T R.K LVS_VG P LVS_T# LVS_T LVS_T# LVS_T VG_LU VG_GRN VG_RE R R R K For UM HMI Function IEX PEK-M (LVS,I) U T L_KLTEN T L_V_EN Y L_KLTTL L LK Y L T L_TRL_LK V L_TRL_T P LV_IG P LV_VG T LV_VREFH T LV_VREFL V LVS_LK# V LVS_LK LVS LVS_T#0 LVS_T# Y LVS_T# V LVS_T# LVS_T0 0 LVS_T Y LVS_T V LVS_T P LVS_LK# P LVS_LK Y LVS_T#0 T LVS_T# U LVS_T# T LVS_T# Y LVS_T0 T LVS_T U0 LVS_T T LVS_T RT_LUE RT_GREEN RT_RE V RT LK V RT T Y RT_HSYN Y RT_VSYN _IREF RT_IRTN RT IbexPeak-M_RP0 igital isplay Interface SVO_TVLKINN J SVO_TVLKINP G SVO_STLLN J SVO_STLLP G SVO_INTN F SVO_INTP H SVO_TRLLK T SVO_TRLT T P_UXN G P_UXP J P_HP U P_0N P_0P P_N J P_P G P_N 0 P_P 0 P_N W P_P P_TRLLK Y P_TRLT P_UXN E P_UXP P_HP V0 P_0N E0 P_0P 0 P_N F P_P H P_N P_P P_N P_P P_TRLLK U0 P_TRLT U P_UXN P_UXP P_HP T P_0N J0 P_0P G0 P_N J P_P G P_N F P_P H P_N E P_P M_HMI_SL M_HMI_S R R P_HP_Q P_LNE0_N P_LNE0_P P_LNE_N P_LNE_P P_LNE_N P_LNE_P P_LNE_N P_LNE_P +V_RUN *K_N *K_N Q N00K-T-E M_HMI_SL [] M_HMI_S [] +.0V_PH isplay port isplay port isplay port SVO LKRUN# L_T L_LK L_TRL_LK L_TRL_T XP_RESET# PM_RI# PM_TLOW# PIE_WKE# R 0K/F R.K R0.K R 0K/F R 0K/F R 0K/F +.V_SUS R 0K/F R.K/F R K PH_PWRG IH_RSMRST# LN_RST# R R00 R 0K/F 0K/F 0K/F lose to VG side VG_LU VG_GRN VG_RE R R R 0/F 0/F 0/F PNEL_KEN R 00K ENV R 00K +.V_RUN P_LNE0_N P_LNE0_P P_LNE_N P_LNE_P P_LNE_N P_LNE_P P_LNE_N P_LNE_P R.K R.K 0 0.U 0 0.U 0.U 0.U 0.U 0.U 0.U 0.U M_HMI_SL M_HMI_S HMI_T_N [] HMI_T_P [] HMI_T_N [] HMI_T_P [] HMI_T0_N [] HMI_T0_P [] HMI_LK_N [] HMI_LK_P [] P_HP_Q R 00K IEX PEK-M / QUNT OMPUTER M_HMI_HP [] Size ocument Number Rev UM/UM ate: Friday, October 0, 00 Sheet of

8 +RT_ELL [] [] [,] [] IH_Z_OE_ITLK IH_Z_OE_SYN IH_Z_OE_RST# IH_Z_OE_SOUT +.V_RUN SPKR R *K_N +.V_SUS Res. of TI near PH R0 PH_JTG_TMS PH_JTG_TI PH_JTG_TO PH_JTG_RST# N all Res. when PH is production stage. Z_IT_LK Z_SYN Z_RST# Z_SOUT Place all series terms close to PH except for SIN input lines,which should be close to source.placement of R, R, R & R should equal distance to the T split trace point. asically, keep the same distance from T for all series termination resistors. R 00 R 00 R 00 R 00 R 00 R 00 R 0K R 0K R *P_N 0 R R No Reboot strap. SPKR R M Low = efault. High = No Reboot. Res. of TO PH ES stage : N PH ES stage : pop R0 R 0K/F 0K/F Flash escriptor Security Override GPIO U Low = Enabled High = isabled PH_JTG_TK_UF +RT_ELL INTVRMEN(Internal Voltage Regulator Enable) : This signal enables the internal.0 V regulators. This signal must be always pulled-up to VccRT. Note : GPIO is a signal used for Flash escriptor Security Override/ME ebug Mode.This signal should be only asserted lowthrough an external pull-down in manufacturing or debug environments ONLY. R U Note : Only pop when PH is production stage & need "JTG boundary Scan". Remember to depop XP side Res. [] ap values depend on Xtal [] P/0V Y.KHZ P/0V R0 IH_Z_OE_SIN0 SPKR [] [] [] [] T T T0 T T T T SPI JTG IH RT ST LP 0K SPI_LK SPI_S0# SPI_SI SPI_SO Z_SYN SPKR RT_X RT_X Z_IT_LK Z_RST# Z_SOUT GPIO RT_RST# PH_JTG_TK_UF PH_JTG_TMS PH_JTG_TI SRT_RST# SM_INTRUER# PH_INVRMEN PH_JTG_TO PH_JTG_RST# SPI_LK SPI_S0# SPI_S# SPI_SI SPI_SO JTG Test Pads are need to put on the same side of mother board. T R0 0M IEX PEK-M (H,JTG,ST) 0 P 0 G0 F0 E F H J0 M K K J J V Y Y V U RTX RTX RTRST# SRTRST# INTRUER# INTVRMEN H_LK H_SYN SPKR H_RST# H_SIN0 H_SIN H_SIN H_SIN H_SO H_OK_EN# / GPIO H_OK_RST# / GPIO JTG_TK JTG_TMS JTG_TI JTG_TO TRST# SPI_LK SPI_S0# SPI_S# SPI_MOSI SPI_MISO IbexPeak-M_RP0 +.V_RUN FWH0 / L0 FWH / L FWH / L FWH / L FWH / LFRME# LRQ0# LRQ# / GPIO SERIRQ ST0RXN ST0RXP ST0TXN ST0TXP STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP STIOMPO STIOMPI STLE# ST0GP / GPIO STGP / GPIO R0 F K K K K H H H H F F F F H H F F F F T Y V ST port / are not support in HM. They are only in PM SPI_SI ST_OMP itpm ENLE/ISLE *K_N R R TPM Function Enable isable R R 0K/F 0K/F./F 0K/F LP_L0 [,0] LP_L [,0] LP_L [,0] LP_L [,0] LP_LFRME# [,0] IRQ_SERIRQ [] ST_RX0- [] ST_RX0+ [] ST_TX0- [] ST_TX0+ [] ST_RX- [] ST_RX+ [] ST_TX- [] ST_TX+ [] +.0V_PH +.V_RUN S p i T n T # P G c Mount o N n P (efault) n G e c t ST_T# [] t o E +.V_RUN ST H ST O istance between the PH and cap on the "P" signal should be identical distace between the PH and cap on the "N" signal for the same pair. IEX PEK-M / QUNT OMPUTER Size ocument Number Rev UM/UM Friday, October 0, 00 ate: Sheet of

9 [0] [] [0] LK_LP_EUG R LK_PI_0 LK_PI_F R LKOUT_PI[0..]: ohm series resistor is recommend (single & double load) on PG v. LK_LP_EUG LK_PI_0 US_MR_ET# [0] T_ET# PIRST#: G(V.0) P an be left unconnected. PR: S(V.0) P an be left unconnected if not using PI. PME: G(V.0) P an be left unconnected. 0 Reserve capacitor pads for improving WWN. T T T0 T T T T T T T R PI_PIRQ# PI_PIRQ# PI_PIRQ# PI_PIRQ# PI_REQ0# HMI_PWR_TRL S_WWN_PIE_RST# US_MR_ET# GNT0# GNT# GNT# GNT# PH_IRQH_GPIO S_WLN_PIE_RST# T_ET# PH_IRQH_GPIO PI_RST# PI_SERR# PI_PERR# PI_IRY# PI_EVSEL# PI_FRME# PI_PLOK# PI_STOP# PI_TRY# PME# IEX PEK-M (PI,US,NVRM) PI_PLTRST# LK_LP_EUG_ LK_PI_0_ LK_PI_F_ H0 N J 0 E H E0 0 M M F M0 M J K F0 K M J K L F J0 G F M H J0 G H G G H F M F K F H K K E E0 H F M N P P P P UE /E0# /E# /E# /E# PIRQ# PIRQ# PIRQ# PIRQ# REQ0# REQ# / GPIO0 REQ# / GPIO REQ# / GPIO GNT0# GNT# / GPIO GNT# / GPIO GNT# / GPIO PIRQE# / GPIO PIRQF# / GPIO PIRQG# / GPIO PIRQH# / GPIO PIRST# SERR# PERR# IRY# PR EVSEL# FRME# PLOK# STOP# TRY# PME# PLTRST# LKOUT_PI0 LKOUT_PI LKOUT_PI LKOUT_PI LKOUT_PI IbexPeak-M_RP0 +.V_SUS US_IS RSV_SMLERT# 0K/F R RSV_IH_L_RST# 0K/F R IH_SMLK.K/F R IH_SMT.K/F R0 +.V_RUN SM_LK_ME0.K/F R 0 SM_T_ME0.K/F R T_ET# R.K/F *P_N SM_LK_ME.K/F R0 PH_IRQH_GPIO R0.K/F 0 SM_T_ME.K/F R0 S_WWN_PIE_RST# R.K/F *P_N LP_SPI_INTR# 0K/F R S_WLN_PIE_RST# R0.K/F PI NVRM US NV_E#0 NV_E# NV_E# NV_E# NV_QS0 NV_QS NV_Q0 / NV_IO0 NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q0 / NV_IO0 NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_LE NV_LE NV_ROMP NV_R# NV_WR#0_RE# NV_WR#_RE# NV_WE#_K0 NV_WE#_K USP0N USP0P USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USP0N USP0P USPN USPP USPN USPP USPN USPP USRIS# USRIS O0# / GPIO O# / GPIO0 O# / GPIO O# / GPIO O# / GPIO O# / GPIO O# / GPIO0 O# / GPIO Y P V G P P T T V E J J G Y U V Y Y V F H J N0 P0 J0 L0 F0 G0 0 0 M N H J E F G H L M N J F L E G F T O0# O# O# O# O# O# O# O# NV_LE [0] NV_LE [0] IH_USP0- [] IH_USP0+ [] IH_USP- [] IH_USP+ [] IH_USP- [] IH_USP+ [] IH_USP- [] IH_USP+ [] IH_USP- [0] IH_USP+ [0] IH_USP- [] IH_USP+ [] IH_USP- [0] IH_USP+ [0] IH_USP- [] IH_USP+ [] amera IH_USP- [] IH_USP+ [] ard reader O0# [] O# [] O0#~O#: G(V.0)P Pin efault Port Mapping O0# Port0,Port O# Port,Port Right Side pair to Right Side pair to Left Side pair Left Side pair for " Mini ard (WLN) Mini ard (WWN) Mini ard (WPN) Express ard Note : place these resistors near to PIe Slots Place TX blocking caps close PH. MiniWWN MiniWLN LOM US port / are not support in HM. They are only in PM R./F +.V_SUS +.V_RUN [] [] [] [] MiniWLN MiniWWN 0/00 LOM [] [] [] [] [0] [0] [0] [0] PIE_RX- PIE_RX+ PIE_TX- PIE_TX+ PIE_RX- PIE_RX+ PIE_TX- PIE_TX+ PIE_RX-/GLN_RX- PIE_RX+/GLN_RX+ PIE_TX-/GLN_TX- PIE_TX+/GLN_TX+ [0] [0] [] [] [] [] [] PIE lock Request R R R R R 0K 0K 0K 0K 0K LK_PIE_MINI# LK_PIE_MINI [0] MINILK_REQ# LK_PIE_MINI# LK_PIE_MINI MINILK_REQ# LK_PIE_LOM# LK_PIE_LOM [] LOM_LK_REQ# MINILK_REQ# R_LK_REQ# LK_PIE_REQ# LK_PEG0_REQ# LOM_LK_REQ# 0.U 0.U 0.U 0.U 0.U 0.U LK_PIE_REQ# PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ LK_PEG0_REQ# MINILK_REQ# LK_PIE_REQ# MINILK_REQ# R_LK_REQ# LOM_LK_REQ# IEX PEK-M (PI-E,SMUS,LK) G0 J0 F H W U0 T0 U V E F H G J W T U U V G J G J K K P M M U M M N H H M M M J0 J H K K P U PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP LKOUT_PIE0N LKOUT_PIE0P LKOUT_PIEN LKOUT_PIEP LKOUT_PIEN LKOUT_PIEP LKOUT_PIEN LKOUT_PIEP LKOUT_PIEN LKOUT_PIEP LKOUT_PIEN LKOUT_PIEP PI-E* PIELKRQ0# / GPIO PIELKRQ# / GPIO PIELKRQ# / GPIO0 PIELKRQ# / GPIO PIELKRQ# / GPIO PIELKRQ# / GPIO LKOUT_PEG N LKOUT_PEG P PEG LKRQ# / GPIO From LK UFFER lock Flex SMus IbexPeak-M_RP0 LKOUT_PEG P/N,LKOUT_PEG P/N, LKOUT_MI_P/N,support GEN- and GEN- ontroller PEG Link SMLERT# / GPIO SMLK SMT SML0LERT# / GPIO0 SML0LK SML0T SMLLERT# / GPIO SMLLK / GPIO SMLT / GPIO L_LK L_T L_RST# PEG LKRQ# / GPIO LKOUT_PEG N LKOUT_PEG P LKOUT_MI_N LKOUT_MI_P LKOUT_P_N / LKOUT_LK_N LKOUT_P_P / LKOUT_LK_P LKIN_MI_N LKIN_MI_P LKIN_LK_N LKIN_LK_P LKIN_OT_N LKIN_OT_P LKIN_ST_N / KSS_N LKIN_ST_P / KSS_P REFLKIN LKIN_PILOOPK XTL_IN XTL_OUT XLK_ROMP LKOUTFLEX0 / GPIO LKOUTFLEX / GPIO LKOUTFLEX / GPIO LKOUTFLEX / GPIO H J G M E0 G T T T H N N T T W P P F E H H P J H H F T P T N0 RSV_SMLERT# IH_SMLK IH_SMT RSV_IH_L_RST# SM_LK_ME0 SM_T_ME0 LP_SPI_INTR# SM_LK_ME SM_T_ME PEG_LKREQ# LK_PI_F XTL_IN XTL_OUT XLK_ROMP R LK_FLEX0 LK_FLEX LK_FLEX LK_FLEX R T T T T LKOUTFLEX: ES(V.0) :support MHz MHz and.mhz. T IH_SMLK [0] IH_SMT [0] SML0LK/SML0T: G(V.) P: The SMus signals (SM_T and SM_LK) cannot be connected to any other devices other than the PH. onnect the SM_T and SM_LK pins to the PH SML0T and SML0LK pins, respectively. LK_PIE_GPLL# [] LK_PIE_GPLL [] REFSSLK# [] REFSSLK [] LK_UF_PIE_GPLL# [] LK_UF_PIE_GPLL [] LK_UF_LK_N [] LK_UF_LK_P [] LK_UF_REFLK# [] LK_UF_REFLK [] LK_ST_REFSSLK# [] LK_ST_REFSSLK [] LK_IH_M [] XTL_OUT XTL_IN LKOUTFLEX[0..]: PG v.: ohm series resistor is recommend (PI & non PI routing, single & double load) T T LKIN_PILOOPK: PG (V.): ohm series resistor is recommend 0 0./F *0_N P 0 NPO +.0V_PH R M Y MHz P 0 NPO Non-iMT PEG_LKREQ# 0K/F dd uffers as needed for Loading and fanout concerns. R0 O# O# O# O# +.V_SUS RP 0 0PR-.K O# O# O# O0# +.V_SUS R R 0K 0K MINILK_REQ# LK_PIE_REQ# PIELKRQ{0,,,,,}# should have a 0K pull-up to +V..PIELKRQ{,} should have a 0K pull-up to +.S +.V_SUS PI_PLTRST# +.V_SUS *0.0U_N 0 R U *TSZFU(TL,F,T)_N SJ_00 PLTRST# [,,,0,] PH_IRQH_GPIO PI_REQ0# PI_PIRQ# US_MR_ET# +.V_RUN PI_STOP# PI_PIRQ# PI_PIRQ# PI_IRY# +.V_RUN RP 0 0PR-.K RP 0 0PR-.K +.V_RUN PI_TRY# PI_FRME# HMI_PWR_TRL PI_PIRQ# +.V_RUN PI_SERR# PI_PERR# PI_PLOK# PI_EVSEL# SM_LK_ME SM_T_ME +.V_SUS Q N00W--F Q N00W--F SMLK [] SMT [] QUNT OMPUTER IEX PEK-M / Size ocument Number Rev UM/UM ate: Friday, October 0, 00 Sheet of

10 UF IEX PEK-M (GPIO,VSS_NTF,RSV) +.V_SUS [0] PIE_MR_ET# [] SIO_EXT_WKE# S_GPIO SIO_EXT_SMI# SIO_EXT_SI# SIO_EXT_WKE# LN_PHY_PWR_TRL K PIE_MR_ET# [] PIE_MR_ET# GPIO register not cleared by Fh reset event. [0] T_RIO_IS# [] WWN_RIO_IS# [] RIT_TEMP_REP# [] SIO_EXT_SMI# [] SIO_EXT_SI# GPIO reserve for internal VR. R [] US_MR_ET# R R [0] WLN_RIO_IS# T0 0K/F *0K_N US_MR_ET# T_RIO_IS# GPIO GPIO WWN_RIO_IS# GPIO GPIO TP_PH_GPIO STGP STGP GPIO WLN_RIO_IS# RIT_TEMP_REP# Y J F0 T STGP SJ_00 PIE_MR_ET#_R F Y H0 V M V V P H F F MUSY# / GPIO0 TH / GPIO TH / GPIO TH / GPIO GPIO GPIO GPIO GPIO GPIO GPIO MIS LN_PHY_PWR_TRL / GPIO GPIO STGP / GPIO TH0 / GPIO SLOK / GPIO STP_PI# / GPIO STLKREQ# / GPIO STGP / GPIO STGP / GPIO SLO / GPIO STOUT0 / GPIO PIELKRQ# / GPIO PIELKRQ# / GPIO STOUT / GPIO STGP / GPIO PU LKOUT_PIEN LKOUT_PIEP LKOUT_PIEN LKOUT_PIEP 0GTE LKOUT_LK0_N / LKOUT_PIEN LKOUT_LK0_P / LKOUT_PIEP PEI RIN# PROPWRG THRMTRIP# TP TP TP TP TP TP TP TP TP H H F F U M M G0 T E0 0 W Y Y V V F M PH_THRMTRIP#_R R /F SIO_0GTE [] LK_PU_LK# [] LK_PU_LK [] H_PEI [] SIO_RIN# [] H_PWRGOO [] (oth these should be close to PH) +.0V_VTT R /F H_THERM [] TP_PH_GPIO R GPIO R GPIO R GPIO R LN_PHY_PWR_TRL R SIO_EXT_SMI# R SIO_EXT_SI# R SIO_EXT_WKE# R PIE_MR_ET# R PIE_MR_ET#_R R0 WLN_RIO_IS# R T_RIO_IS# R SIO_RIN# R SIO_0GTE R STGP R RIT_TEMP_REP# R STGP R STGP R US_MR_ET# R 0K/F 0K/F 0K/F 0K/F 0K/F +.V_RUN 0K/F 0K/F 0K/F 0K/F 0K/F 0K/F 0K/F 0K/F 0K/F 0K/F 0K/F 0K/F 0K/F 0K/F TP0 N VSS_NTF_ VSS_NTF_ VSS_NTF_ 0 VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_0 E VSS_NTF_ E VSS_NTF_ F VSS_NTF_ F VSS_NTF_ H VSS_NTF_ H VSS_NTF_ H VSS_NTF_ H VSS_NTF_ J VSS_NTF_ J VSS_NTF_0 J VSS_NTF_ J VSS_NTF_ J VSS_NTF_ J0 VSS_NTF_ J VSS_NTF_ J VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ E VSS_NTF_0 E VSS_NTF_ IbexPeak-M_RP0 NTF RSV TP TP TP TP TP TP TP TP TP N_ N_ N_ N_ N_ INIT_V# TP J K K M N M0 N0 H T P 0 MI Termination Voltage Set to Vcc when LOW NV_LE Set to Vcc/ when HIGH R *K_N [] NV_LE R *K_N [] NV_LE anbury Technology Enabled High = Enable NV_LE Low = isable +NVRM_VQ +.V_RUN WWN_RIO_IS# S_GPIO WWN_RIO_IS# R R 0K/F 0K/F -X High = Strong (efault) MUSY#: If not used, require a weak pull-up (.- KΩ to 0 kω) to Vcc_. R(V.0)P: it has K PU and 00 ohm on this net for validation purpose. MUSY#:(Intel feedback) Follow R checklist, K is for intel IOS validation purpose. IEX PEK-M / QUNT OMPUTER Size ocument Number Rev UM/UM ate: Friday, October 0, 00 Sheet 0 of

11 IEX PEK-M (POWER) +.0V_PH VPLLEXP = 00m max +.0V_PH =.0 max +.0V_PH V_ = 0. max +.0V_PH VORE=. max +.0V_PH 0U 0 U F 0 F F0 F H H H0 H J0 J +.0V_PH VPLLEXP: This pin can be left as no connect in On-ie VR enabled mode (default). VFIPLL = 00m max L L 0U 0 0 U +.V_RUN *uh_n *uh_n 0.U 0 U +.0V_LN_VPLL_EXP VVRM = 0.0 max +.VS_.VS +.0V_VFIPLL +.0V_PH M *0U_N VIO =.0 max +.0V_PH 0 *0U_N U U K J N0 N N N N N J J T T U U V V W W E E G G H N0 N N T J +.0V_PH +.V_RUN +.V_RUN +.V_RUN UG VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[0] VORE[] VORE[] VORE[] VORE[] VORE[] VIO[] VPLLEXP VIO[] VIO[] VIO[] VIO[] VIO[] VIO[0] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[0] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[0] VIO[] VIO[] VIO[] VIO[] VIO[] V_[] VVRM[] VFIPLL VIO[] IbexPeak-M_RP0 R R POWER V ORE PI E* FI *0_N *0_N +.V_VPLL +.V_VPLL RT LVS HVMOS MI NN / SPI +.VS_.VS SJ_00 +NVRM_VQ V[] V[] VSS_[] VSS_[] VLVS VSS_LVS VTX_LVS[] VTX_LVS[] VTX_LVS[] VTX_LVS[] V_[] V_[] V_[] VVRM[] VMI[] VMI[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VME_[] VME_[] VME_[] VME_[] PH ES(V.0) P +NVRM_VQ:. V supply for ual hannel NN interface. This power is supplied by core well. If unused, this pin should be connected to Vcc_. L L R R R0 0uH 0uH *0_N + 0U SJ_00 E0 E F F H H P P T T T T U M K K0 K K K M M M M M P P +V 0.U +.V_RUN +.V_RUN VVRM = 0.0 max +.VS_.VS VPNN = 0. max +NVRM_VQ VME_ = 0.0 max +.V_RUN +.0V_PH VLK = 00m max L *0uH_N +.V_LN_V_LK VME =. max +.0V_PH +.0V_PH +.V_RUN V_ = 0. max SJ_00 +.0V_VTT +.0V_PH VME_: ES(V.0)P:supply for the Intel Management Engine.This is a separate power plane that may or may not be powered in S S states. This plane must be on in S0 and other times the Intel Management Engine is used. U L VMI = 0.0 max R U 0.U 0.U 0.0U 0 0.0U 0.U U R 0U. U *0_N U 0 0.uH L LMPGSN U U +.VS_.VS +.V_RUN PSUSYP PRT VPLL = 0.0 max +.V_VPLL VPLL = 0.0 max +.0V_PH +.V_SUS +.V_RUN +.0V_VTT +RT_ELL +.V_VPLL VIO =.0 max PSST PSUS VSUS_ = 0. max V_ = 0. max V_PU>m.U U 0 U U 0.U 0.U 0 *0U_N 0.U 00 U 0.U U 0.U 0 U 0.U 0.U 0.U V = 00m max 0 0.U *U_N 0 0.U P P F F Y0 F F F V V V Y Y Y V U H J H F H F V Y P U U0 U V V Y T U UJ VLK[] VLK[] VLN[] VLN[] PSUSYP VME[] VME[] VME[] VME[] VME[] VME[] VME[] VME[] VME[] VME[0] VME[] VME[] PRT VVRM[] VPLL[] VPLL[] VPLL[] VPLL[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] PSST PSUS VSUS_[] VSUS_[0] VSUS_[] VSUS_[] V_[] V_[] V_[] V_PU_IO[] V_PU_IO[] VRT IbexPeak-M_RP0 POWER lock and Miscellaneous RT PU PI/GPIO/LP ST PI/GPIO/LP US H VIO[] VIO[] VIO[] VIO[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[0] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[0] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VIO[] VREF_SUS VREF V_[] V_[] V_[0] V_[] V_[] V_[] V_[] VSTPLL[] VSTPLL[] VIO[] VVRM[] VIO[0] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[0] VME[] VME[] VME[] VME[] VSUSH V V Y Y V U U U P P N N M M L L J J H H G G F F E E U V F K J L M N P U K K H T0 H 0 F F0 F H0 0 Y Y L0 +VREF_SUS +VREF 0 *U_N 0.U +.0V_PH U 0.U 0.U +.VS_.VS +.0V_PH +.0V_VSTPLL VVRM = 0.0 max U U U R 0.U *0U_N +.0V_PH +.V_SUS VIO =.0 max R V_RUN VIO =.0 max VME =. max R 00 SJ_00 U L0 SM0K--F SM0K--F +.V_SUS VIO =.0 max VSUS_ = 0. max +V_SUS +.V_SUS +V_RUN +.V_RUN V_ = 0. max *0uH_N VREF_SUS>m VREF>m +.0V_PH +.0V_PH VSUSH = m max + 0 0U U VRT = m max IEX PEK-M / QUNT OMPUTER Size ocument Number Rev UM/UM Wednesday, September 0, 00 ate: Sheet of

12 Size ocument Number Rev ate: Sheet of QUNT OMPUTER UM/UM IEX PEK-M / Wednesday, September 0, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER UM/UM IEX PEK-M / Wednesday, September 0, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER UM/UM IEX PEK-M / Wednesday, September 0, 00 IEX PEK-M (GN) UI IbexPeak-M_RP0 UI IbexPeak-M_RP0 VSS[] Y VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] G VSS[] VSS[] VSS[] 0 VSS[] VSS[] 0 VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] 0 VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] 0 VSS[] VSS[0] VSS[] H VSS[] VSS[] VSS[] VSS[] E VSS[] E VSS[] E0 VSS[] E VSS[] E0 VSS[00] E VSS[0] E VSS[0] E VSS[0] E VSS[0] E VSS[0] E0 VSS[0] E VSS[0] E VSS[0] F VSS[0] F VSS[0] F VSS[] G VSS[] G VSS[] G VSS[] G0 VSS[] H VSS[] H VSS[] H VSS[] H VSS[] H VSS[0] H VSS[] H VSS[] H VSS[] H VSS[] H VSS[] VSS[] 0 VSS[] VSS[] E VSS[] E VSS[0] E0 VSS[] E VSS[] E0 VSS[] E VSS[] E VSS[] E VSS[] E VSS[] E VSS[] K VSS[] K VSS[] L VSS[] L VSS[] L VSS[] L VSS[0] L VSS[] L VSS[] L0 VSS[] L VSS[] M VSS[] M VSS[] M0 VSS[] N VSS[] M VSS[] M VSS[0] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] N VSS[] P VSS[] P VSS[] P0 VSS[0] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] R VSS[] R VSS[] T VSS[] T VSS[] T VSS[00] T VSS[0] T VSS[0] T VSS[0] U0 VSS[0] U VSS[0] U VSS[0] U VSS[0] P VSS[0] V VSS[0] P VSS[0] V VSS[] V0 VSS[] V VSS[] V0 VSS[] V VSS[] V VSS[] V VSS[] E VSS[] E VSS[0] F VSS[] F VSS[] G0 VSS[] G VSS[] G VSS[] G VSS[] G VSS[] G VSS[] G VSS[] G0 VSS[0] G VSS[] G VSS[] V VSS[] V VSS[] V VSS[0] V VSS[] V VSS[] V VSS[] V VSS[] V VSS[] V VSS[] V VSS[] W VSS[] W VSS[] Y VSS[0] Y VSS[] Y VSS[] Y VSS[] Y VSS[] Y VSS[] Y0 VSS[] Y VSS[] Y VSS[] Y VSS[] Y VSS[0] Y VSS[] Y VSS[] Y VSS[] Y VSS[] P VSS[] P VSS[] VSS[] F VSS[] H VSS[] H0 VSS[] H0 VSS[] H VSS[] H VSS[] H VSS[] T VSS[] VSS[] T VSS[] VSS[0] Y VSS[] T VSS[] M VSS[] T VSS[] M VSS[] K VSS[] K VSS[] V VSS[] K VSS[] K VSS[] H VSS[0] H VSS[] J UH IbexPeak-M_RP0 UH IbexPeak-M_RP0 VSS[] VSS[] 0 VSS[] VSS[] VSS[] VSS[] VSS[] 0 VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] 0 VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] 0 VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] E VSS[] E VSS[] F VSS[] F VSS[] P VSS[] F VSS[] F VSS[] F VSS[] F VSS[0] F VSS[] G VSS[] G VSS[] H VSS[] H VSS[] H VSS[] H VSS[] H VSS[] H VSS[0] H VSS[] H VSS[] J VSS[] J VSS[] J0 VSS[] J VSS[] J VSS[] J VSS[] J VSS[] J VSS[0] J VSS[] T VSS[] J VSS[] K VSS[] K VSS[] K VSS[] K VSS[] K VSS[0] K0 VSS[] K VSS[] K VSS[] K VSS[] K VSS[] K VSS[] K VSS[] K VSS[] K VSS[] K VSS[0] K VSS[] L VSS[] L VSS[] M VSS[] M0 VSS[] M VSS[] M VSS[] M VSS[00] M VSS[0] M0 VSS[0] M VSS[0] M VSS[0] M VSS[0] M VSS[0] M VSS[0] M VSS[0] M VSS[0] U0 VSS[] M VSS[] V VSS[] M VSS[] M VSS[] 0 VSS[] N VSS[] N0 VSS[] N VSS[0] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] R VSS[] R VSS[] T VSS[] T VSS[] T VSS[] T VSS[] T VSS[] T VSS[] V VSS[] V VSS[] V0 VSS[] V VSS[0] V0 VSS[] V VSS[] V VSS[] V VSS[] V VSS[] V VSS[] V VSS[] V VSS[] W VSS[] W VSS[0] W VSS[] F VSS[] W VSS[] W VSS[] W0 VSS[] W VSS[] Y VSS[] Y VSS[] Y VSS[0] Y VSS[] U VSS[] N VSS[] 0 VSS[0] VSS[] V VSS[] U VSS[] M VSS[] M VSS[] N VSS[] H VSS[] VSS[0] H VSS[0] VSS[] VSS[]

13 WLN_SMLK WLN_SMT M 0 M M M M M M 0 M M M M M M M M M M M0 M M M M M M M M M M M M M M M QS0 M QS M QS M QS M QS M QS M QS M QS M QS#0 M QS# M QS# M QS# M QS# M QS# M QS# M QS# M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q IMM0_S0 IMM0_S PM_EXTTS#0 WLN_SMLK [,,0] WLN_SMT [,,0] M [:0] [] M S0 [] M S [] M S [] M S0# [] M S# [] M LK0 [] M LK0# [] M LK [] M LK# [] M KE0 [] M KE [] M S# [] M RS# [] M WE# [] M QS[:0] [] M QS#[:0] [] M M[:0] [] M OT0 [] M OT [] M Q[:0] [] R_RMRST# [,] PM_EXTTS#0 [] +.V_SUS +R_VTTREF +SMR_VREF_Q0 +.V_SUS +.V_RUN +0.V_R_VTT +SMR_VREF_IMM0 +.V_RUN +.V_SUS +0.V_R_VTT +SMR_VREF_IMM0 +SMR_VREF_Q0 +SMR_VREF_IMM0 +.V_SUS +SMR_VREF_Q0 +M_VREF_Q_IMM0 +R_VTTREF Size ocument Number Rev ate: Sheet of QUNT OMPUTER UM/UM R IMM-0 Friday, October 0, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER UM/UM R IMM-0 Friday, October 0, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER UM/UM R IMM-0 Friday, October 0, 00 M VREF M VREF Place these aps near So-imm..U/.V/00.U/.V/00 0.U 0.U 0.U 0.U 0.U 0.U 0U 0 0 0U 0 0 R 0K/F_ R 0K/F_ R *0_N R *0_N U U 0.U 0.U 0U 0U 0U 0 0 0U U 0 0U R 0K/F_ R 0K/F_ R K/F R K/F U U R *0_N R *0_N 0 U 0 U 0 0U U 0 0.U/.V/00.U/.V/00 P00 R SRM SO-IMM (0P) JIM S0-JSG-H P00 R SRM SO-IMM (0P) JIM S0-JSG-H V V V V V V V V V V0 00 V 0 V 0 V V V V V V VSP N N NTEST EVENT# RESET# 0 VREF_Q VREF_ VSS VSS VSS VSS VSS VSS VSS VSS 0 VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS 0 VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS 0 VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 0 VSS VSS VTT 0 VTT 0 G G G G R K/F R K/F 0U 0U 0.U 0.U R0 K/F R0 K/F 0.U 0.U 0.U 0.U R0 *0_N R0 *0_N 0 0.U 0 0.U 0 0U 0 0U U U R K/F R K/F 0U 0U 0.U/.V/00 0.U/.V/00 0U 0U + 0U. + 0U. P00 R SRM SO-IMM (0P) JIM S0-JSG-H P00 R SRM SO-IMM (0P) JIM S0-JSG-H 0 0 0/P 0 /# S0# S# K0 0 K0# 0 K 0 K# 0 KE0 KE S# RS# 0 WE# S0 S 0 SL 0 S 00 OT0 OT 0 M0 M M M M M M 0 M QS0 QS QS QS QS QS QS QS QS#0 0 QS# QS# QS# QS# QS# QS# QS# Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 0 Q Q 0 Q Q Q Q Q Q Q Q0 Q 0 Q Q Q Q Q 0 Q Q 0 Q Q0 Q Q Q Q Q Q Q 0 Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 0 Q Q Q 0 0.U 0 0.U 0.U 0.U R SJ_00 R SJ_00

14 M M M M Q M QS# M Q M Q M Q M Q M M QS IMM_S WLN_SMLK WLN_SMT M M M M QS# M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M M QS M Q0 M 0 M M M QS# M Q M Q M Q M M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M QS M M M M M M QS# M Q M M QS M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M M M M M QS# M Q M QS M 0 M Q0 M Q M Q M Q M M M M QS# M Q M QS M M QS0 M M0 M M QS# M M Q M QS#0 IMM_S0 M PM_EXTTS# M QS WLN_SMLK [,,0] WLN_SMT [,,0] M [:0] [] M S0 [] M S [] M S [] M S0# [] M S# [] M LK0 [] M LK0# [] M LK [] M LK# [] M KE0 [] M KE [] M S# [] M RS# [] M WE# [] M QS[:0] [] M QS#[:0] [] M M[:0] [] M OT0 [] M OT [] M Q[:0] [] R_RMRST# [,] PM_EXTTS# [] +.V_SUS +R_VTTREF +M_VREF_Q_IMM +.V_SUS +.V_RUN +0.V_R_VTT +SMR_VREF_IMM +.V_RUN +.V_SUS +0.V_R_VTT +SMR_VREF_IMM +.V_RUN +SMR_VREF_Q +SMR_VREF_IMM +SMR_VREF_Q +SMR_VREF_Q +R_VTTREF +.V_SUS Size ocument Number Rev ate: Sheet of QUNT OMPUTER UM/UM R IMM- Friday, October 0, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER UM/UM R IMM- Friday, October 0, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER UM/UM R IMM- Friday, October 0, 00 Place these aps near So-imm. M VREF M VREF R *0_N R *0_N 0.U 0.U 0.U 0.U R0 *0_N R0 *0_N U U 0.U 0.U R K/F R K/F 0U 0 0 0U 0 0 U U 0.U 0.U 0U 0U.U/.V/00.U/.V/00.U/.V/00.U/.V/00 0U 0 0 0U 0 0 P00 R SRM SO-IMM (0P) JIM S0-NSN-H P00 R SRM SO-IMM (0P) JIM S0-NSN-H V V V V V V V V V V0 00 V 0 V 0 V V V V V V VSP N N NTEST EVENT# RESET# 0 VREF_Q VREF_ VSS VSS VSS VSS VSS VSS VSS VSS 0 VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS 0 VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS 0 VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 0 VSS VSS VTT 0 VTT 0 G G G G 0U 0U.U/.V/00.U/.V/00 R K/F R K/F 0.U 0.U 00 0.U 00 0.U + *0U_N. + *0U_N. 0U 0U 0 0U U 0 0 0U 0U 0.U 0.U R *0_N R *0_N 0.U 0.U P00 R SRM SO-IMM (0P) JIM S0-NSN-H P00 R SRM SO-IMM (0P) JIM S0-NSN-H 0 0 0/P 0 /# S0# S# K0 0 K0# 0 K 0 K# 0 KE0 KE S# RS# 0 WE# S0 S 0 SL 0 S 00 OT0 OT 0 M0 M M M M M M 0 M QS0 QS QS QS QS QS QS QS QS#0 0 QS# QS# QS# QS# QS# QS# QS# Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 0 Q Q 0 Q Q Q Q Q Q Q Q0 Q 0 Q Q Q Q Q 0 Q Q 0 Q Q0 Q Q Q Q Q Q Q 0 Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 0 Q Q Q 0 U 0 U 0U 0U R K/F R K/F 0 0.U 0 0.U R 0K/F_ R 0K/F_ R0 0K/F_ R0 0K/F_ 0 0U 0 0U 0 U 0 U R SJ_00 R SJ_00 R K/F R K/F 0.U 0.U

15 +.V_RUN L LMPG00SN 0 [] LK_IH_M +.V_RUN Realtek: 0.uFxpcs, ufxpcs IT: 0.uFxpcs, 0uFxpcs 0U 0 0.U 0.uF near the every power pin. LK_IH_M 0 0.U R 0.U 0K R 0mil 0.U 0 0.U +.V_LK_V +VIO_LK K_PWRG PU_SEL 0 U V_US V_L V_SR V_PU V_REF V_SR_IO V_PU_IO K0 QFN PU-0 PU-0# PU- 0 PU-# VSS_ST OTT_LPR VSS_US OT_LPR VSS_L VSS_SR SR- VSS_PU SR-# VSS_REF ST 0 ST# PU_STOP# MHz_nonSS K_PWRG/P#_. MHz_SS REF_0/PU_SEL LK_UF_LK_P LK_UF_LK_N LK_UF_REFLK LK_UF_REFLK# Place within 0." of LKGEN LK_UF_PIE_GPLL LK_UF_PIE_GPLL# LK_ST_REFSSLK LK_ST_REFSSLK# LK_UF_LK_P [] LK_UF_LK_N [] LK_UF_REFLK [] LK_UF_REFLK# [] LK_UF_PIE_GPLL [] LK_UF_PIE_GPLL# [] LK_ST_REFSSLK [] LK_ST_REFSSLK# [] Place the ohm resistors close to the K 0 [,] SMT [,] SMLK XTL_OUT XTL_IN SMT SMLK XOUT XIN ST SLK GN SLGSPVTR Realtek: 0.uFxpcs, ufxpcs IT: 0.uFxpcs, 0uFxpcs +.V_RUN +VIO_LK dd capacitor pads for improving WWN. 0 LK_IH_M XTL_IN Y XTL_OUT +.0V_PH R0 *0_N L LMPG00SN 0 0mil 0 *P_N 0 0 P 0.MHZ 0 P 0 R0 0 SLG,IT: +.0V Realtek: +.V 0U HP: 0u xpcs 0.U 0.U Place each 0.uF cap as close as possible to each V IO pin. Place the 0uF caps on the V_IO plane. +.V_RUN +VIO_LK: SLG date sheet (V0.) P: Min.0V,Max.V. Realtek date sheet(v.) P: Min.0V,Max.V. IT date sheet(v0.) P0: Min 0.V,Max.V. R *.K_N PU_SEL R.K 0 *0P/0V_N EMI apacitor PIN 0 PU_0 PU_ 0(default) MHz MHz (0.V-.V) 00MHz 00MHz PU_SEL: SLG date sheet (V0.) P: High Voltage: Min 0.V, Max.V. Low Voltage: Min Vss-0.V, Max 0.V. Realtek date sheet(v.) P: High Voltage: Min 0.V, Max.V. Low Voltage: Min Vss-0.V, Max 0.V. IT date sheet(v0.) P0: High Voltage: Min 0.V, Max.V. Low Voltage: Min Vss-0.V, Max 0.V. [] VR_PWRG_LKEN# +.V_RUN R 0K K_PWRG Q0 N00W--F lock Generator QUNT OMPUTER Size ocument Number Rev UM/UM ate: Friday, October 0, 00 Sheet of

16 LNK PGE FOR PGE NUMER SME S ISRETE QUNT OMPUTER VG-M-XT (PIe) Size ocument Number Rev UM/UM ate: Wednesday, September 0, 00 Sheet of

17 LNK PGE FOR PGE NUMER SME S ISRETE QUNT OMPUTER VG-M-XT (PIe) Size ocument Number Rev UM/UM Wednesday, September 0, 00 ate: Sheet of

18 LNK PGE FOR PGE NUMER SME S ISRETE QUNT OMPUTER VG-M-XT (PIe) Size ocument Number Rev UM/UM Wednesday, September 0, 00 ate: Sheet of

19 LNK PGE FOR PGE NUMER SME S ISRETE QUNT OMPUTER VG-M-XT (PIe) Size ocument Number Rev UM/UM Wednesday, September 0, 00 ate: Sheet of

20 LNK PGE FOR PGE NUMER SME S ISRETE QUNT OMPUTER VG-M-S (VRM) Size ocument Number Rev UM/UM Wednesday, September 0, 00 ate: Sheet of 0

21 LNK PGE FOR PGE NUMER SME S ISRETE QUNT OMPUTER VG-M-XT (PIe) Size ocument Number Rev UM/UM ate: Wednesday, September 0, 00 Sheet of

22 LNK PGE FOR PGE NUMER SME S ISRETE QUNT OMPUTER VG-M-XT (PIe) Size ocument Number Rev UM/UM ate: Wednesday, September 0, 00 Sheet of

23 HMI_TX+_L HMI_TX-_L L EXG00U HMI_TX+ HMI_TX- HMI_TX0-_L HMI_TX0+_L L EXG00U HMI_TX0- HMI_TX0+ +V_RUN HMI N FHMR0 Female HMI_TX+_L HMI_TX-_L L EXG00U HMI_TX+ HMI_TX- HMI_LK+_L HMI_LK-_L L0 EXG00U HMI_LK+ HMI_LK- R 0 0 R R.K.K HMI_TX+ HMI_TX- HMI_TX+ HMI_TX- HMI_TX0+ HMI_TX0- HMI_LK+ HMI_LK- HMI_SL HMI_S HMI_ET 0 TYPE + - GN GN E SL GN HP GN + - GN K+ K- RSV S +V +V_RUN *0.U_N 0.U 0 GN FHMR0 +.V_RUN L LMPGSN U 0.U EQULIZTION SETTING P:P0=0:0 d P:P0=0: d Recommanded P:P0=:0 d P:P0=: 0d SLZ/SZ Low-level input/output Voltage FG0:FG00=0:0 VIL:<0.V VOL:0.V (efault) GF0:GF00=0: VIL:<0.V VOL:0.V GF0:GF00=:0 VIL:<0.V VOL:0.V GF0:GF00=: VIL:<0.V VOL:0.V HMI_PWR_TRL 0 is Enable is isable 0.U 0.U 0.U +.V_RUN +.V_RUN 0.U R 00K HMI_ET PQ N00W--F +V_HMI 0 0.U [] HMI_LK_P [] HMI_LK_N [] HMI_T0_P [] HMI_T0_N [] HMI_T_P [] HMI_T_N [] HMI_T_P [] HMI_T_N [] M_HMI_SL [] M_HMI_S [] M_HMI_HP 0.U R.K R *.K_N R.K R *.K_N R *.K_N R 0 0.U _EN P0 P FG00 FG0 SJ_00 R.K V V V V V V 0 V V SL S HP _EN P0 P UF_EN FG 0 RT_EN# OE# REXT ONTROL POWER GN IN_+ IN_- IN_+ IN_- IN_+ IN_- IN_+ IN_- OUT_+ OUT_- OUT_+ 0 OUT_- OUT_+ OUT_- OUT_+ OUT_- SL_SINK S_SINK HP_SINK 0 GN GN GN GN GN GN GN GN GN GN EP PIVPLSZE HMI_LK+_L HMI_LK-_L HMI_TX0+_L HMI_TX0-_L HMI_TX+_L HMI_TX-_L HMI_TX+_L HMI_TX-_L HMI_SL HMI_S HMI_ET_L R K HMI_ET R *0_N R *0_N R *0_N R 0 R0 *0_N _EN P0 P FG00 FG0 HMI QUNT OMPUTER Size ocument Number Rev UM/UM ate: Friday, October 0, 00 Sheet of

24 +V_LW +.V_RUN R 0K LV_ON Q FN R 0 +LV U 0.0U 0 0 +LV 0.U 0.0U +.V_RUN 0.U R *00K_N 0.0U +.V_SUS R K Q N00W--F Q N00W--F Support the new imbeded diagnostics. [] [] ENV LV_TST_EN T T/R EN_LV Q TEU--F +PWR_SR 0mil FL HI0TR-0(0,) 0mil +GFX_PWR_SR Shunt capacitors on LVS for improving WWN. J [] L_T +.V_RUN +LV L_LK L_T L_LK [] L_0- L_0+ L_0- [] [] L_0+ L_- L_+ 0 L_+ [] L_- L_+ L_- [] [] L_+ L_LK- L_LK+ L_0- L_0- [] L_0+ [] L_0+ L_- 0 L_+ [] L_- L_+ [] L_- L_- [] L_+ [] L_+ L_LK- L_LK+ LT_PWM 0 L_K# [] [] IH_USP+ IH_USP- [] L_TST [] R *0_N +V_RUN R V_RUN ON0 000P 0 [] L_- +GFX_PWR_SR +GFX_PWR_SR 00P P +GFX_PWR_SR 00 00P 0 L_LK- L_LK+ L_LK- L_LK+ L_0- L_- L_- L_0- L_- L_- R *0_N R *0_N 0 *.P_N 0 0 *.P_N 0 0 *.P_N 0 *.P_N 0 *.P_N 0 *.P_N *.P_N *.P_N L_0+ L_+ L_+ L_0+ L_+ L_+ L_LK- [] L_LK+ [] L_LK- [] L_LK+ [] [] I_PWM LT_PWM [] PWM_VJ T T/R R 0K QUNT OMPUTER L ONN & K-SS Size ocument Number Rev UM/UM Friday, October 0, 00 ate: Sheet of

25 E +.V_RUN +V_RUN Layout Note: Setting R,G, treac impedance to 0 ohm. *0U_N *0U_N *0U_N [] VG_RE L LM0SN [] [] VG_GRN VG_LU R 0/F L L 0P/0V_ 0P/0V_ 0P/0V_ P 0 0P/0V 0 RE GREEN LUE +V_RT_REF +.V_RUN +V_RT_REF +V_RT_REF RP.KX Q SS--F 0.0U +V_RUN [] G_T_ R K G_T [] VGHSYN HSYN [] G_LK_ G_LK [] 0.U VGVSYN VSYN Q SS--F JVG_HS JVG_VS +.V_RUN U HTGGW U *0P/0V_N 0 L LM0S 0 L LM0S 0 HTGGW 0 0P/0V 0P/0V 0P/0V 0 0 L 0 LM0SN R 0/F 0P/0V 0 LM0SN L 0 LM0SN L 0 LM0SN LM0SN 0P/0V 0 0 JVG SUY_00FR0SJZR G_T JVG_HS JVG_VS G_LK SM0K--F R 0/F P 0 P 0 RP.KX *0P/0V_N 0 0P/0V 0 0 Place near JVG connector < 00 mil RT&TV ONN QUNT OMPUTER Size ocument Number Rev UM/UM Friday, October 0, 00 ate: Sheet of E

26 E J 0 0 FP/FF-P +V_SUS O0# [] +.V_RUN US_RIGHT_EN# [] IH_USP+ [] IH_USP- [] IH_USP0+ [] IH_USP0- [] IH_USP+ [] IH_USP- [] MI_J# [] HP_J# [] U_MI_R [] U_MI_L [] U_HP_R [] U_HP_L [] US RIHGT US RIHGT ard reader +V_SUS +.V_RUN 0 0U. 0 0.U 0 000P 0.U 0 0U P 0 0.U close to connector QUNT OMPUTER (US PORT/R REER/UIO JK) ONN Size ocument Number Rev UM/UM ate: Friday, October 0, 00 Sheet of E

27 +.V_LW 0 0U U Place these caps close to ITE0. SERIRQ S(V.0)P:.-k pull-up to +V.S R uses a 0-k pull-up to +V.S. [] 0.U [,,,0,] PLTRST# [] LK_PI_0 [,0] LP_LFRME# [,0] LP_L0 [,0] LP_L [,0] LP_L [,0] LP_L [] LKRUN# [] IRQ_SERIRQ [0] SIO_EXT_SMI# [0] SIO_EXT_SI# [0] SIO_0GTE [] L_TST [0] [] N_MUTE# 0.U SIO_RIN# L_K# 0.U [] [] KSO[0..] KSI[0..] R KSO KSO KSO KSO KSO KSO KSO KSO0 KSO KSO KSO KSO KSO KSO KSO KSO KSO KSO0 KSI KSI KSI KSI KSI KSI KSI KSI0 IRQ_SERIRQ SMK00L--F SMK00L--F SMK00L--F SMK00L--F WRST# L_K# IH_Z_OE_RST0# U KSO/GP KSO/GP KSO KSO KSO KSO/SLT KSO/ERR KSO0/PE KSO/USY KSO/K KSO/P KSO/P KSO/P 0 KSO/P KSO/P KSO/P KSO/P KSO0/P0 KSI KSI KSI KSI KSI/SLIN 0 KSI/INT KSI/F KSI0/ST SJ_00 LPRST/WUI/GP LPLK LFRME 0 L0 L L L LKRUN/GPH0/I0 SERIRQ ESMI/GP ESI/GP G0/GP LPP/WUI/GPE KRST/GP WRST PWUREQ/GP L0HLT/GPE0 0 L0LLT/WUI/GPE ITE0E LQFP-L KEYOR LP / PWM IR/URT VT V VSTY VSTY 0 VSTY VSTY VSTY VSTY 0/GPI0 /GPI /GPI /GPI /GPI 0 /GPI /GPI /GPI 0/GPJ0 /GPJ /GPJ /GPJ /GPJ 0 /GPJ PWM0/GP0 PWM/GP PWM/GP PWM/GP PWM/GP 0 PWM/GP PWM/GP PWM/GP TH0/GP TH/GP TMRI0/WUI/GP 0 TMRI/WUI/GP RX/GP0 0 TX/GP 0 GP0 TX0/GP RX/GPH/I TX/GPH/I HWPG SIO_SLP_S# US_LEFT_EN# ST_LE IMVP_VR_ON +.V_RUN +.V_LW SMK00L--F R 0.U HWPG [,] IMVP_PROHOT# [] SUS_PWR_K [] PT_PRES# [] IINP [] SIO_SLP_S# [] RIT_TEMP_REP# [0] SIO_EXT_WKE# [0] US_LEFT_EN# [] LN_PIE_PWR_TRL# [] IH_RSMRST# [] SIO_PWRTN# [] RETH_LE# [] T_LE [] FN_PWM [] PWM_VJ [] T_LE [] P T EEP [] FN_TH [] PNEL_KEN [] LI_SW# [] [,] IH_Z_OE_RST# SIO_SLP_S# [] ST_LE [] H_PUET# [] IMVP_PWRG [] RUN_ON_ [] P T IMVP_VR_ON [] +RT_ELL SJ_00 Ray / SMT0 SMLK0 SMT SMLK US_LEFT_EN# SUS_ON IMVP_VR_ON SMT SMLK IRQ_SERIRQ L_K# LI_SW# iscrete R R *0K_N Q *MMST0--F_N R R R0 SJ_00 +.V_RUN R *0.U_N 0 +.V_LW 0K 00K *00K_N 00K +.V_LW +.V_RUN R 0K/F R *0K_N R *00K_N RP.KX RP 0KX RP.KX +.V_SUS IH_Z_OE_RST0# Q *N00W--F_N oard I Straps LK, L and Thermal harge and T [,] THERM_STP# KHz lock. ITE0_XTL [,] SMLK0 [,] SMT0 [] [] SMLK SMT [,] SMLK [,] SMT [] PS_I T P [] LK_TP_SIO [] T_TP_SIO +.V_LW T P T P R 00K WRST# *SMK00L--F_N U 0 0 SMLK0 SMT0 SMLK SMT SMLK SMT +.V_LW L L 0 0 LM0S ITE0_XTL ITE0_XTL ITE0IX_JX LM0S 0.U 0 0 SMLK0/GP SMT0/GP SMLK/GP SMT/GP SMLK/GPF SMT/GPF PSLK0/GPF0 PST0/GPF PSLK/GPF PST/GPF PSLK/GPF PST/GPF KK KKE VORE VSS VSS VSS VSS VSS VSS V VSS SMUS PS/ SUS_ON FLFRME/GPG/LF 00 FLRST/GPG0/TM 0 FL/GPG 0 LP/FWH FLSH FL/SO 0 FL/SI 0 FL0/SE 0 FLLK 0 PH_PWRG EG/GPE EGP EGS/GPE EGLK/GPE I GPH/I US_RIGHT_EN# GPH/I GPIO I GPH/I L_SIZE_I GPH/I L_SIZE_I GPG/I 0 R *00K_N RI/WUI0/GP0 RI/WUI/GP SMK00L--F WUI/GPE RING/PWRFIL/LPRST/GP PWRSW/GPE GINT/GP ITE0E lqfp-x- SUS_ON [,,] E_FLSH_SPI_O [] E_FLSH_SPI_IN [] E_FLSH_SPI_S# [] E_FLSH_SPI_LK [] PH_PWRG [,] LW_ON [] P T US_RIGHT_EN# [] +.V_LW ST_T# [] V_IN [,] _PRESENT [] SYS_PWR_SW# [] LV_TST_EN [] R *0K_N R 0K UM " VG_IENTIFY L_SIZE_I () " 0." " 0 I R *0K_N R0 0K I0 US_RIGHT_EN# R00 R *0K_N 0K R 0K L_SIZE_I (0) 0 0 UM(UM) SSI (X00) PT (X0) ST (X0) QT (00) (0) R0 *0K_N R0 R0 *0K_N 0K US_RIGHT_EN# I L_SIZE_I I L_SIZE_I UM (is) SSI (X00) PT (X0) ST (X0) QT (00) (0) W LK_PI_0 ITE0IX_JX ITE0_XTL.KHZ P/0V 0 P/0V 0 R 0.P 0 0.U QUNT OMPUTER I/O ontroller IT0 Size ocument Number Rev UM/UM ate: Friday, October 0, 00 Sheet of

te2_intel_uma_ramp_boi_ok

te2_intel_uma_ramp_boi_ok P STK UP LYER : TOP LYER : TE lock iagram LYER : IN LYER : IN LYER : V LYER : OT INT_LVS US-0 L/ on. P ST - H P RIII-SOIMM RIII-SOIMM P, Re-river P ual hannel R III 00/0/ MHZ R SYSTEM MEMORY rrandale (UMVG)

More information

te4_0120_uma_v3_ramp_bom

te4_0120_uma_v3_ramp_bom P STK UP LYER : TOP LYER : LYER : IN TE lock iagram LYER : V LYER : IN LYER : IN LYER : LYER : OT ST - H P RIII-SOIMM RIII-SOIMM P, Re-river P ual hannel R III 00/0/ MHZ R SYSTEM MEMORY rrandale (UMVG)

More information

Quanta LX6, LX7 - Schematics.

Quanta LX6, LX7 - Schematics. P STK UP L is. LYER : TOP LYER : SGN LYER : IN(High) LYER : IN(Low) LYER : SV LYER : OT R III SMR_VTERM and GPU.V/.V(RTG) PGE TTERY SELETOR PGE SYSTEM HRGER(P) PGE R-SOIMM LX/ (Liverpool) LOK IGRM PGE

More information

Z09 Rev: 2C

Z09 Rev: 2C VER : OM P/N escription SYSTEM LOK IGRM Memory own Max. G M* P RIII-SOIMM P mst - H P0 ual hannel R III /00 MHZ IM Ivy ridge G 0 W P,,,, FI MI PI-E X ep MI(x) PIE.GT/s NVII GPU NP-GV G (Mb x IO x pcs)

More information

M60J_MB_R2_01_0710_1000

M60J_MB_R2_01_0710_1000 SYSTEM PGE REF. PGE lock iagram System Setting PU()_MI,PEG,FI,LK,MIS PU()_R PU()_FG,RSV,GN PU()_PWR PU()_XP R SOIMM_0 R SOIMM_ R _Q VOLTGE VI ONTROLLER 0 PH_IEX()ST,IH,RT,LP PH_IEX()_PIE,LK,SM,PEG PH_IEX()_FI,MI,SYS

More information

kl5a_qv_n12m-gs_ _0900

kl5a_qv_n12m-gs_ _0900 KL Intel Huron River Platform with iscrete GFX 0 FN / THERML EM0- RIII-SOIMM PG RIII-SOIMM PG Speaker PG Mic in (External MI) PG Head-Phone out ual hannel R 00/0/.V ST - H ST - -ROM US est Port 0 PG UIO

More information

HK1 r2A

HK1 r2A Page Title of schematic page Rev. ate 0 0 0 0 0 0 0 0 0 0 0 0 Page List lock iagram hange List SN /(HOST&PIE) SN /(R I/F) SN /(POWER) SN /(/Strap) PH /(MI/FI/VIEO) PH /(ST/RT/H/LP) PH /(PIE/US/LK/NV) PH

More information

TWSL_N14P-GV2_S2G_0624_for ERD

TWSL_N14P-GV2_S2G_0624_for ERD +V/+V S +.0V is-harge +VGORE +.0V_GFX/V_GFX PG. PG. PG. PU ore RL harge PG.~ PG. PG. PG. PG.0 +.V_GFX PG. K LNE TP K SOIMM Max. G PG. SOIMM Max. G H O PG. PI-E x ard Reader -GRT ROM PG. PG. PI-E x LNE

More information

WiFi 模组 (SIO ) U L-W0MS.V 0uF/0V R 0 0uF/0V WiFi_V 0.uF S0_LK R S0_ S0_ S0_M S0_0 S0_ T T M LK T0 T WKEUP_OUT WKEUP_IN NT 0 PN POWER Thermal P WKEUP_O

WiFi 模组 (SIO ) U L-W0MS.V 0uF/0V R 0 0uF/0V WiFi_V 0.uF S0_LK R S0_ S0_ S0_M S0_0 S0_ T T M LK T0 T WKEUP_OUT WKEUP_IN NT 0 PN POWER Thermal P WKEUP_O VIO URT0_IN URT0_OUT R0.K R.K 0.uF 0.uF IS_ IS_ IS_ IS_ IS_HS IS_VS IS_PLK IS_SL IS_S SPI0_LK SPI0_TX SPI0_S0 SPI0_RX VIO VK U IS_ IS_ IS_ IS_ IS_HSY IS_VSY IS_PLK IS_SL IS_S 0 SSI0_LK SSI0_TX SSI0_S0

More information

ux31a2_mb_r20

ux31a2_mb_r20 SYSTEM PGE REF. PGE ontent UX SHEMTI Revision R.0 Power VORE+GFX ORE Page 80 lock iagram System Setting PU()_MI,PEG,FI,LK,MIS 7 PU()_R PU()_FG,RSV, PU()_PWR PU()_XP R TERMINTION R ON-OR_ R ON-OR_ 9 R _Q

More information

tiny6410sdk

tiny6410sdk oreoard S RST V_V [] V [] V [] V [] V [] V [] V [] V [] V [] V [] VEN [] VSYN [] VLK [] VUS [] OTGI [] OTGM [] OTGP [,] IN [,] IN [] IN0 [] WIFI_IO [] S_LK [] S_n [] S_T0 [] S_T [] OUT0 [] XEINT0 [] XEINT

More information

stm32_mini_v2

stm32_mini_v2 US Mirco S SIO US Power:V Power:.V STMF0VET GPIO TFT SPI URT RJ ENJ0SS SPI Flash lock iagram Size ocument Number Rev STM-Lite-V.0 Ver.0 ate: Friday, June 0, 0 Sheet of 0.0uF R M V - + S J MP-0 V_PWR R

More information

untitled

untitled URT(ISP) LEs s UZZER, PWM_ URT(FULL) L(*) N US JTG N US US evice LPX RESET EEPROM 0M NET(S00) K SRM USER TEST RE M * M M NorFlash 0Pin User Extend Port M NandFlash F R(Ture IE Mode) POWER YL_LPX_SH_LOK

More information

LLW2273C(158)-7寸_V4

LLW2273C(158)-7寸_V4 MU REVISION REOR LTR EO NO: PPROVE: TE: L_HSYN L_ L_ L_ L_ Q Q Q Q Q Q0 Q Q QS QM KN K R_KE R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_REF R_WE Voltage & Max urrent & Min Linewidth Netlist V urrent > 00m > 00m Linewidth

More information

JM50_R21_0120_1_REGERBER_MDRR

JM50_R21_0120_1_REGERBER_MDRR M0 Ultrabook lock iagram Rev.0 VRM Page, L Panel PU nvidia NPL Page 0~ PE ep LVS PU Sandy ridge Page ~ R MHz R SO-IMM & Memory own Page ~ HMI Page Page HMI MI x FI 0 Miniard (HLF) WLN + T Touchpad Keyboard

More information

k42f_2.0_gerber

k42f_2.0_gerber KF SHEMTI For OM Rev.0 Power VORE Page 0 System LOK IRM.VS &.0VS Page Page R & VTT HMI RT L Panel HMI RT M PRKXTS LVS LVS RT Page 0 PIE x FI x PU RRNLE MI x Page ~ R 00/0MHz NV_Q R SOIMM ONFI raidwood

More information

ul50at_mb_r20_1016_final

ul50at_mb_r20_1016_final UL0T Penryn SFF 9 ufg LOK GENERTOR RTMT- FN & THERML SENSOR IO OR FS 00MHz LVS RT HMI GS Express ufg R SRM 00 MHz STNR R IMM REVERSE R IMM zalia MI X ONLY INT MI EXT MI Line out INT SPK." H IO OR L9 udio

More information

Microsoft Word - L20AV6-A0维修手册.DOC

Microsoft Word - L20AV6-A0维修手册.DOC L0V-0 电路原理图 V V ROMOEn ROMWEn RESETn [..] R 00K UWPn 0 R 00K 0 U E OE WE RP WP YTE 0 0 Flash_M ROM VPP V 0 0 0 FEn 0 0 U V [0..] XP JMP V R 00K V SL S U SL S N0 N N V WP V NVRM IEn V R.K ROM EMULTOR PITH

More information

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi SPHE8202R Design Guide V2.0 JUN, 2007 19, Innovation First Road Science Park Hsin-Chu Taiwan 300 R.O.C. Tel: 886-3-578-6005 Fax: 886-3-578-4418 Web: www.sunplus.com SPHE8202R Design Guide Important Notice

More information

JM50_R31_0822_4

JM50_R31_0822_4 JM0 Ultrabook lock iagram Rev.0 VRM Page, L Panel PU nvidia NPL Page 0~ PE ep LVS PU Sandy ridge Page ~ R MHz R SO-IMM & Memory own Page ~ HMI Page Page HMI MI x FI 0 Miniard (HLF) WLN + T Touchpad Keyboard

More information

VGA-LCD

VGA-LCD PL GRPHIS OR Revision 0. 0..00 Index Group Main Page PL SRM VG S-VIEO L Revision 0. System rchitecture Top lock Main Main 0.0.00 PU 外部 MU 控制 PL SRM VG TFT. L Memory 显存 URT 串口 0..00 开始布线 PL 控制核心 GRPH VG

More information

david_lewis_mb_r20_0420

david_lewis_mb_r20_0420 YTEM PE REF. PE lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R O-IMM_0 R O-IMM_ R _Q VOLTE VI controller 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y PWR

More information

P3B-F Pentium III/II/Celeron TM

P3B-F Pentium III/II/Celeron TM P3B-F Pentium III/II/Celeron TM 1999 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 13 R PS2 KBMS USB COM1 COM2 JTPWR ATXPWR PWR_FAN CPU_FAN Row 0 1 2 3 4 5 6 7 DSW JP20

More information

8I945AEF-RH-AE Rev.1.1

8I945AEF-RH-AE Rev.1.1 Model Name: IEF-RH-E SHEET TITLE Revision. SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

v3s_cdr_std_v1_1_

v3s_cdr_std_v1_1_ REVISION HISTORY Schematics Index: Revision escription ate rawn hecked P0: REVISION HISTORY P0: LOK P0: POWER TREE P0: GPIO SSIGNMENT P0: PU P06: POWER P07: MER-MIPI P08: RG L.7 P09: NOR NNFlash/TF ard

More information

BC04 Module_antenna__ doc

BC04 Module_antenna__ doc http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 1 of 10 http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 2 of 10 http://www.infobluetooth.com TEL:+86-23-68798999

More information

Aquasnap Junior 30RH/RA RH/RA

Aquasnap Junior 30RH/RA RH/RA Aquasnap Junior 30RH/RA007-013 - 2004 11 25 1 30RH/RA007-013 2 30RH/RA007-013 30RH/ RA007-013 30RH/RA Junior Aquasnap CCN PRO-Dialog Plus PRO-DIALOG Plus PRO-Dialog Plus PID PRO-Dialog Plus PRO-Dialog

More information

EMI LOOPS FILTERING EMI ferrite noise suppressors

EMI LOOPS FILTERING EMI ferrite noise suppressors (HighSpeedBoardDesign) (HIGHSPEEDBOARDDESIGN) 1 1 3 1.1 3 1.1.1 3 1.1.2 vs 4 1.1.3 5 1.1.4 8 1.2 9 1.2.1 9 1.2.2 vs 1 1.3 1 1.3.1 11 1.3.1.1 11 1.3.1.2 12 1.3.1.3 12 1.3.1.4 12 1.3.1.5 12 2. 2.1 14 2.1.1

More information

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin iml8683-220v C / 0W EVM - pplication Notes iml8683 220V C 0W EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication Circuit... 3 5. PCB

More information

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi iml88-0v C / 8W T Tube EVM - pplication Notes iml88 0V C 8W T Tube EVM pplication Notes Table of Content. IC Description.... Features.... Package and Pin Diagrams.... pplication Circuit.... PCB Layout

More information

zy2_zy6 e-test final

zy2_zy6 e-test final OM MRK ZY SYSTEM LOK IGRM E@ EXT VG 要打 @ UIO 要打 @ OK @ R 要打 SP@ 特殊 (EXT VG OR R) L@ LOW OST 要打 E@ EXT VG & R 要打 @ RUS 要打 NSF@ Non SF 要打 I@ INT VG 要打 @ UIO 要打 @ R 要打 N@ NON OK 要打 NL@ NON LOW OST 要打 TPM@

More information

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur iml8683-220v C / 4W Down-Light EVM - pplication Notes iml8683 220V C 4W Down Light EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication

More information

Protel Schematic

Protel Schematic J SP0-. 0 To SP oard J SP-. 0 To SP oard. TRX PWR_SW PN0YR N N N N N TTL_TX TTL_RX 0 PWR_RP 0 0 0 0 R 00R R0 00R R 00R R 00R L 0uH L 0uH L 0uH L 0uH L 0uH L 0uH J PJ-ST- M&PTT J PJ-ST- uto Key J SP0-.

More information

E1D0-8N0837M

E1D0-8N0837M VS-OUT VS VG OMPONENT V V S RG/HV Y/Pb/Pr VS VS Y- LVS it Full H PNEL RF TUNER T HP&HP TV_VS Key-Ic NT R M R RM X HMI HMI PS TMS/-Ic HMI POWER US US-/- US TV UIO UIO GPIO YUV&VG V V -OUT UIO IE & PLL URT

More information

untitled

untitled EDM12864-GR 1 24 1. ----------------------------------------------------3 2. ----------------------------------------------------3 3. ----------------------------------------------------3 4. -------------------------------------------------------6

More information

G60J_R20_Final

G60J_R20_Final YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

untitled

untitled 0755-82134672 Macroblock MBI6655 1 LED Small Outline Transistor 1A 3 LED 350mA 12V97% 6~36 Hysteretic PFM 0.3Ω GSB: SOT-89-5L (Start-Up) (OCP) (TP) LED Small Outline Package 5 MBI6655 LED / 5 LED MBI6655

More information

untitled

untitled Macroblock 6~36 1A - (PWM) - (PWM) 1,024 3 LED 350mA12V 97% Hysteretic PFM 0.3Ω (UVLO)(Start-Up)(OCP) (TP) LED 6 PCB Mini Small Outline Package GMS : MSOP-8L-118mil Small Outline Package GD: SOP8L-150-1.27

More information

8tag32

8tag32 ortez ite R- oard esign www.ma.com TENTS REVISI ISTORY SEMTI Name SEET ate uthor Ver omments. ontents, Revision istory -- INGGUOMIN raft Release. P# -. Top evel. Inputs. IP Inputs. FI. MI. Frame Store.

More information

zu1-a1a-1102 rev06.opj

zu1-a1a-1102 rev06.opj ZU SYSTEM LOK IGRM VI / hrontel (only for ezock) Page LOK GENERTOR K Page Merom ufpg Page, PU Thermal Sensor Page PI EVIE MR TI ISEL# REQ# / GNT# Interrupts REQ# / GNT# INT# REQ# / GNT# INT# REQ# / GNT#

More information

Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual

Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual Subject LD5515 Demo Board Model Name (5V/1.5A) Key Features Built-In Pump Express TM Operation Flyback topology with PSR Control Constant Voltage Constant Current High Efficiency with QR Operation (Meet

More information

Logitech Wireless Combo MK45 English

Logitech Wireless Combo MK45 English Logitech Wireless Combo MK45 Setup Guide Logitech Wireless Combo MK45 English................................................................................... 7..........................................

More information

Inst_gene.book

Inst_gene.book 2 12/05/2015 12/05/2015 3 30 4 12/05/2015 12/05/2015 5 MS05-0-D24-F04-1220-0000 000743806K 000 63622 A B C A MS05-0-D24-F04-1220-0000 MS08-D-EE5-F08-1K24-2DEJM B 000743806K A52424H C 002-63622 VFR8008687001

More information

rd4780_grus_debug_v1.0_end

rd4780_grus_debug_v1.0_end J Ethernet on J US ON S S S S S S S S R_N WE_N ETHERNET_INT ETHERNET_S_N ETHERNET_RST ETHERNET_M RST_N TO_TX TRST_N TK TMS TI_RX US_PWEN P M LKK T-V.V WiFi_IO.V T-V WiFi_IO.V J WIFI&GPS.V T_WKE GPS_OS_EN

More information

GA-8I915PM-NF Rev.1.1

GA-8I915PM-NF Rev.1.1 Model Name: IPM-NF SHEET TITLE 0 OVER SHEET 0 LOK IGRM 0 OM & P MOIFY HISTORY 0 P_LG_ 0 P_LG_ 0 P_LG_ 0 P_LG_ 0 VORE POWER 0 GMH-GRNTSLE_HOST 0 GMH-GRNTSLE_R GMH-GRNTSLE_PI E, MI GMH-GRNTSLE_INT VG GMH-GRNTSLE_

More information

Quanta Y11C - Schematics.

Quanta Y11C - Schematics. IS (" / " / ") Lay-Vine Intel resent ay ULT Platform lock iagram RL SOIMM Maxima Gs PGE RL SOIMM Maxima Gs PGE System IOS SPI ROM PGE ST0 - st H Package :. (mm) Power : PGE ST O Package :. (mm) Power :

More information

因 味 V 取 性 又 鸟 U 且 最 大 罗 海 惜 梅 理 春 并 贵 K a t h l ee n S c h w e r d t n er M f l e z S e b a s t i a n C A Fe rs e T 民 伊 ' 国 漳 尤 地 视 峰 州 至 周 期 甚 主 第 应

因 味 V 取 性 又 鸟 U 且 最 大 罗 海 惜 梅 理 春 并 贵 K a t h l ee n S c h w e r d t n er M f l e z S e b a s t i a n C A Fe rs e T 民 伊 ' 国 漳 尤 地 视 峰 州 至 周 期 甚 主 第 应 国 ' 东 极 也 直 前 增 东 道 台 商 才 R od e ric h P t ak 略 论 时 期 国 与 东 南 亚 的 窝 贸 易 * 冯 立 军 已 劳 痢 内 容 提 要 国 与 东 南 亚 的 窝 贸 易 始 于 元 代 代 大 规 模 开 展 的 功 效 被 广 为 颂 扬 了 国 国 内 市 场 窝 的 匮 乏 窝 补 虚 损 代 上 流 社 会 群 体 趋 之 若 鹜 食 窝

More information

audiogram3 Owners Manual

audiogram3 Owners Manual USB AUDIO INTERFACE ZH 2 AUDIOGRAM 3 ( ) * Yamaha USB Yamaha USB ( ) ( ) USB Yamaha (5)-10 1/2 AUDIOGRAM 3 3 MIC / INST (XLR ) (IEC60268 ): 1 2 (+) 3 (-) 2 1 3 Yamaha USB Yamaha Yamaha Steinberg Media

More information

P3V4X JumperFree TM

P3V4X JumperFree TM P3V4X JumperFree TM 1999 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 1 2 3 4 5 6 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 13 19.3cm (7.6in) COM1 COM2 PS2KBMS JTPWR

More information

BB.3

BB.3 I IURNA L S AN S ï EK VOA ó N m 8 ç 6-8 1 园 叫团团回国 J m l ll m i h M t m t ik i E v l i P g l l A i r L i m b h - T k l ik d i K t T m g i d T r p tc P g r h P r r m P r S t d i T g r T r h d p p r b h K

More information

Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family

Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family small, speedy, safe Eextremely modular Up to 64 modules per bus de Quick reaction time: up to 20 µs A new Member of the Cube Family Murrelektronik s modular I/O system expands the field-tested Cube family

More information

(Load Project) (Save Project) (OffLine Mode) (Help) Intel Hex Motor

(Load Project) (Save Project) (OffLine Mode) (Help) Intel Hex Motor 1 4.1.1.1 (Load) 14 1.1 1 4.1.1.2 (Save) 14 1.1.1 1 4.1.2 (Buffer) 16 1.1.2 1 4.1.3 (Device) 16 1.1.3 1 4.1.3.1 (Select Device) 16 2 4.1.3.2 (Device Info) 16 2.1 2 4.1.3.3 (Adapter) 17 2.1.1 CD-ROM 2 4.1.4

More information

FM1935X智能非接触读写器芯片

FM1935X智能非接触读写器芯片 FM33A0xx MCU 2017. 05 2.0 1 (http://www.fmsh.com/) 2.0 2 ... 3 1... 4 1.1... 4 1.2... 4 1.3... 5 1.3.1... 5 1.3.2... 5 1.4... 8 1.4.1 LQFP100... 8 1.4.2 LQFP80... 9 1.4.3... 9 2... 15 2.1 LQFP100... 15

More information

VASP应用运行优化

VASP应用运行优化 1 VASP wszhang@ustc.edu.cn April 8, 2018 Contents 1 2 2 2 3 2 4 2 4.1........................................................ 2 4.2..................................................... 3 5 4 5.1..........................................................

More information

物品重量分級器.doc

物品重量分級器.doc Ω Ω Ω Ω Ω Ω Ω 9 A R = Ω Ω + - - + R = A R = - ρ A A R = + A A R = A ρ Ω = + A A A - R + + = + = ρ ) A A ) ( A R ( + + = + + = A ) A R (+ R R = R R = F F Active Dummy V Active Dummy ± ± ± mv = mv ±

More information

Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin.

Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin. Features Wide 3.6V to 32V Input Voltage Range Output Adjustable from 0.8V to 30V Maximum Duty Cycle 100% Minimum Drop Out 0.6V Fixed 300KHz Switching Frequency 12A Constant Output Current Capability Internal

More information

zd1-f-final

zd1-f-final X'TL.MHZ Z(HPL) SYSTM LOK IGRM VOR(ISL).V/.V/.V/.V LOK GNRTOR SLGO: SLGSPK P Merom ufpg P,P PU Thermal Sensor P V/.V (ISL) P P P TTRYHRGR (ISL) P TVOUT RT P TFT L Panel WXG WSXG WUXG P H (ST) P VG LVS

More information

<49434F415220B0EABBDAB4BCBC7AABACBEF7BEB9A448AFE0A44FBB7BC3D24C6576656C2031AFC5BEC7ACECC344AE772E786C73>

<49434F415220B0EABBDAB4BCBC7AABACBEF7BEB9A448AFE0A44FBB7BC3D24C6576656C2031AFC5BEC7ACECC344AE772E786C73> 3 2 IOR 國 際 智 慧 型 機 器 人 能 力 認 證 Level 1 級 學 科 題 庫 2013.10.14. 公 佈 答 案 題 號 考 題 1 P 型 半 導 體 中 之 少 數 載 子 為 () 電 子 () 電 洞 () 正 離 子 () 負 離 子 2 P 型 半 導 體 與 N 型 半 導 體 結 合 時, 會 在 PN 接 合 面 上 形 成 空 乏 區, 則 空 乏 區

More information

bmc171_v1

bmc171_v1 使用.0 寸 PU 屏 bit 的接法, 应去掉 L 和 L, 这两个口做为 GPIO 用于 US-OTG 的检测和控制注意 :.0 寸 PU 屏和. 寸 RG 屏 bit 接法有区别 0V VOM=.V L " -V V LHSY LE LLK LVSY L-EN PWM-L PWM-L L L L0 L L L L L L L0 L L L L L L L L L L L0 L L0 L L L

More information

IG41S-M7S-V BOM

IG41S-M7S-V BOM TITLE over Sheet lock iagram eneral Spec. hange Lise Power elivery Processor North ridge South ridge lock Synthesizer R imms PIE SLOT X PI SLOT IE onnectors LN R udio odec UIO onnector FRONT PNEL, FN TX

More information

_110517

_110517 Title Page over lock iagram PU-LK/ontrol/MI/PE PU-Memory PU-Power PU- R III IMM R III IMM P-PI/E/MI/U/LK P-T/HOT/FN/PIO/V 0 P-M/LP/UIO/RT P-trap P-POWER P-/NVRM PIE x /x /x M PIE to PI ri. PIx lots V/T

More information

9g10

9g10 ortez Lite R- oard esign TENT HEMTI Name. ontents, Revision History. Top Level. Inputs. IP Inputs. FLI. HMI. Frame tore. udio HEET. Power REVII HITORY ate -- uthor INGGUOMIN Ver omments raft Release. P#

More information

bingdian001.com

bingdian001.com .,,.,!, ( ), : r=0, g=0, ( ). Ok,,,,,.,,. (stackup) stackup, 8 (4 power/ground 4,sggssggs, L1, L2 L8) L1,L4,L5,L8 , Oz Oz Oz( )=28.3 g( ), 1Oz, (DK) Cx Co = Cx/Co = - Prepreg/Core pp,,core pp,, pp.,, :,,

More information

1.ai

1.ai HDMI camera ARTRAY CO,. LTD Introduction Thank you for purchasing the ARTCAM HDMI camera series. This manual shows the direction how to use the viewer software. Please refer other instructions or contact

More information

IG31K-M7S-V _SCH

IG31K-M7S-V _SCH TITL SHT over Sheet lock iagram General Spec. hange List omponent Size Processor, North ridge,,0,, South ridge,, lock Synthesizer Sdram imms,, PI-x Slot 0 Pci Slot Reserve I onnectors TX Power & ypass

More information

tsumv39lu for mtc v _?

tsumv39lu for mtc v _? MP LOUT# ROUT# E 0uF/V R LOUT_SP E 0uF/V R ROUT_SP /0 /0 LOUT LOUT- ROUT- ROUT N0 P/.MM MP-UOUTL0 MP-UOUTR0 MP-UOUTL0 MP-UOUTR0 R 0 0 R 0 L R R0 /K E 00uF/V V L 0.uF LOUT# ROUT# MUTE R E 0.uF 0uF/V 0.uF

More information

WT210/230数字功率计简易操作手册

WT210/230数字功率计简易操作手册 T0/0 数 字 功 率 计 操 作 手 册 I 040-0 第 版 目 录 第 章 第 章 第 章 功 能 说 明 与 数 字 显 示. 系 统 构 成 和 结 构 图... -. 数 字 / 字 符 初 始 菜 单... -. 测 量 期 间 的 自 动 量 程 监 视 器 量 程 溢 出 和 错 误 提 示... - 开 始 操 作 之 前. 连 接 直 接 输 入 时 的 测 量 回 路...

More information

K301Q-D VRT中英文说明书141009

K301Q-D VRT中英文说明书141009 THE INSTALLING INSTRUCTION FOR CONCEALED TANK Important instuction:.. Please confirm the structure and shape before installing the toilet bowl. Meanwhile measure the exact size H between outfall and infall

More information

f 0, : = jπfl Z C f 0, (ESR) A C = ε r ε 0 d (d) (A) 4 (ESR) (L) (Z C ) (Z C ) 4 (f 0 ) # (C) (L) :, f 0 = π LC f 0, 5 PCB (V IN ) (R L ) ESL, V IN R

f 0, : = jπfl Z C f 0, (ESR) A C = ε r ε 0 d (d) (A) 4 (ESR) (L) (Z C ) (Z C ) 4 (f 0 ) # (C) (L) :, f 0 = π LC f 0, 5 PCB (V IN ) (R L ) ESL, V IN R PCB (, 000) : PCB PCB PCB PCB PCB Basic PCB Layout Guidelines for On Board Power Supply Development Chen Zhou Semtech International AG, Shanghai Abstract: PCB layout of on board power supply is one of

More information

SPMC75F2413A_EVM_使用说明_V1.2.doc

SPMC75F2413A_EVM_使用说明_V1.2.doc SPMCFA EVM V. - Jan 0, 00 http://www.sunplusmcu.com ................ SPMCFA........... EEPROM.... I/O............ LED.... LED.... RS-........0............ EVM................ 0.....0..... SPMCFA EVM SPMCFA

More information

Stability for Op Amps

Stability for Op Amps R ISO CF Tim Green Electrical Engineering R ISO CF CF Output Pin Compensation R ISO Tina SPICE Tina SPICE V OUT V IN AC Tina SPICE (Transient Real World Stability Test)23 R O /40V OPA452 (piezo actuator)

More information

untitled

untitled 0755 85286856 0755 82484849 路 4.5V ~5.5V 流 @VDD=5.0V,

More information

Bus Hound 5

Bus Hound 5 Bus Hound 5.0 ( 1.0) 21IC 2007 7 BusHound perisoft PC hound Bus Hound 6.0 5.0 5.0 Bus Hound, IDE SCSI USB 1394 DVD Windows9X,WindowsMe,NT4.0,2000,2003,XP XP IRP Html ZIP SCSI sense USB Bus Hound 1 Bus

More information

Ps22Pdf

Ps22Pdf 1 1 1 5 10 12 13 13 16 19 26 31 33 37 38 38 49 53 60 63 79 81 81 92 112 129 132 135 144 149 150 150 155 158 1 165 178 187 191 193 194 194 207 212 217 218 223 231 233 234 234 239 245 247 251 256 259 261

More information

2016医学考研:读懂心电图

2016医学考研:读懂心电图 更 多 内 容 请 查 看 精 品 文 库 网 www.jingpinwenku.com 宽 : 室 早 2. 窄, 特 别 不 齐 : 房 颤 3. 窄, 相 对 不 齐 : 房 早 4. 慢, 窄, 齐 : 窦 缓 5. 不 快 不 慢 : 正 常 2016 医 学 考 研 : 读 懂 心 电 图 6. 窦 性 心 动 过 速 : 快. 窄. 齐, 心 率 100-150 次 / 分 7. 室

More information

945gcm-s2-r

945gcm-s2-r Model Name: GM-S SHEET TITLE Revision. SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT VG GMH-LKEPORT_

More information

Rain_Manual_CN_Web

Rain_Manual_CN_Web User s Guide - - ERN-1080SD Series 3 4 1 2 5 6 1 2 3 7 4 5 6 7 8 8 9 9 10 11 10 120cm 30cm 30cm 11 12 13 14 15 16 17 18 1 2 3 19 20 21 22 1 FI LTER 4 5 23 2 3 NO 6 7 8 24 9 10 25 26 400-016-6688 27 1

More information

qt6a_d3a_0090_qim_d3a

qt6a_d3a_0090_qim_d3a P STK UP QT LOK IGRM 0 able ocking PGE 0 L LYER : TOP LYER : SGN LYER : IN LYER : SGN LYER : SV LYER : IN LYER : SGN LYER : OT VG RJ- IR/Pwr btn SPIF Out Stereo MI Headphone Jack US Port VOL ntr SYSTEM

More information

该 奈 自 受 PZ 多 透 soc i e B t h y. y t is NA YL OR exp os ed t h a t b e i n g wh o res or sa in t es s e s we r e m ad e n b ot om. M ean wh i l e NA YL

该 奈 自 受 PZ 多 透 soc i e B t h y. y t is NA YL OR exp os ed t h a t b e i n g wh o res or sa in t es s e s we r e m ad e n b ot om. M ean wh i l e NA YL 探 性 通 性 圣 重 ' 颠 并 格 洛 丽 亚 奈 勒 小 说 贝 雷 的 咖 啡 馆 对 圣 经 女 性 的 重 写 郭 晓 霞 内 容 提 要 雷 的 咖 啡 馆 中 权 社 会 支 配 的 女 性 形 象 美 国 当 代 著 名 黑 人 女 作 家 格 洛 丽 亚 过 对 6 个 圣 经 女 性 故 事 的 重 写 奈 勒 在 其 小 说 贝 覆 了 圣 经 中 被 父 揭 示 了 传 统

More information

s p o r t o w e j n a w i e r z c h n i s y n t e t y c z n, e jp o l i u r e t a n o w e j z o o n e j z n a s t p u j c e j k o n s t r u k c j i a

s p o r t o w e j n a w i e r z c h n i s y n t e t y c z n, e jp o l i u r e t a n o w e j z o o n e j z n a s t p u j c e j k o n s t r u k c j i a G d y n i a B u d o w a b o i s k a w i e l o f u n k c y j n e g o o n a w i e r z c h n i p o l i u r e t a n o w e j p r z y Z e s p o l e S z k H o t e l a r s k o- G a s t r o n o m i c z n y c h

More information

逢甲大學

逢甲大學 Behavior Model DES PCI DES PCI DES DES(Data Encryption Standard) IBM DES DES DES DES DES DES / DES DES P. - (Round) / - k,k,,k k,k,,k P. - (Initial Permutation) L R R k f L (XOR) R R L Ri = Li- XOR f(ri-,ki)

More information

, : ( GB ), ;,,,,, (CIP) /. :, ISBN TH137 CIP (2005) : : 127 : : (029 ) : : :

, : ( GB ), ;,,,,, (CIP) /. :, ISBN TH137 CIP (2005) : : 127 : : (029 ) :   : : , : ( GB 786.1 1993 ), ;,,,,, (CIP) /. :, 2005. 8 ISBN 7 5612 1981 4.... TH137 CIP (2005) 089904 : : 127 : 710072 : (029 )88493844 : www.nwpup.com : :787 mm 1 092 mm 1/ 16 : 20.875 : 507 :2005 8 1 2005

More information

IEC A( ) B C D II

IEC A( ) B C D II ICS 13.120 K 09 GB 4706.1 2005/IEC 60335-1:2004(Ed4.1) 1 Household and similar electrical appliances- Safety General requirements IEC60335-1 2004 Ed4.1,IDT 2005-08-26 2006-08-01 IEC 1 2 3 4 5 6 7 8 9 10

More information

PowerPoint Presentation

PowerPoint Presentation TOEFL Practice Online User Guide Revised September 2009 In This Guide General Tips for Using TOEFL Practice Online Directions for New Users Directions for Returning Users 2 General Tips To use TOEFL Practice

More information

Microsoft Word - AP1515V02

Microsoft Word - AP1515V02 Document No. Rev.: V0.20 Page: 1 of 9 Revision History Rev. DRN # History Initiator Effective Date V01 V02 Initial document 黃宗文 Add second package description 葉宗榮 2014/05/15 2015/09/08 Initiator: 雷晨妤 (DCC)

More information

Table of Contents Power Film Capacitors Power Film Capacitors Series Table Product Type Series Voltage Capacitance() Page DC-Link Power Film Capacitors Power Film Capacitors Power Film Capacitors Power

More information

Microsoft Word - PZ series.doc

Microsoft Word - PZ series.doc 叠 层 片 式 铁 氧 体 磁 珠 P 系 列 Multilayer Chip Ferrite Bead P Series Operating Temp. : -4 ~ +8 特 征 FEATUES 内 部 印 有 银 电 极 的 叠 层 结 构, 铁 氧 体 屏 蔽 无 串 扰 Internal silver printed layers and magnetic shielded structures

More information

LED/Smart TV LED/ Function List Products \ Application Tuner block DSP block / I/O Voice/Aud

LED/Smart TV LED/ Function List Products \ Application Tuner block DSP block / I/O Voice/Aud LED/Smart TV LED/智慧電視 www.passivecomponent.com 1 www.passivecomponent.com LED/Smart TV LED/ Function List 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Products \ Application Tuner block DSP block / I/O Voice/Audio

More information

SM-A7000 Android SM-A7009 Android SM-A700F Android SM-A700FD Android Galaxy A7 (2015) SM-A700FQ Android SM-A70

SM-A7000 Android SM-A7009 Android SM-A700F Android SM-A700FD Android Galaxy A7 (2015) SM-A700FQ Android SM-A70 SM-A3000 Android 5.0 2.3 SM-A3009 Android 5.0 2.3 SM-A300F Android 5.0 2.3 SM-A300FU Android 6.0 2.6 Galaxy A3 (2015) SM-A300G Android 5.0 2.3 SM-A300H Android 5.0 2.3 SM-A300HQ Android 5.0 2.3 SM-A300M

More information

2. (1 ) 10 ( 10 ), 20 ; 20 ; 50 ; 100 (2 ) 3, 10 ; 10 ; 30 ; 30 (3 ) 3. 1.,,,,,,, 2.,,,, ;, 3.,,,,,,,,,,, ;,,, 2

2. (1 ) 10 ( 10 ), 20 ; 20 ; 50 ; 100 (2 ) 3, 10 ; 10 ; 30 ; 30 (3 ) 3. 1.,,,,,,, 2.,,,, ;, 3.,,,,,,,,,,, ;,,, 2 1. A B C D (1 ) A, A, :, ;, ;, ;, (2 ) B ;, : 28, ; 28, 60, ; 60, (3 ) C, ; ( ), : 10%, ; 10%,, (4 ) D,, 5 20,, 3000,,,,, A, D,,, 500, 50%,, 1 2. (1 ) 10 ( 10 ), 20 ; 20 ; 50 ; 100 (2 ) 3, 10 ; 10 ; 30

More information

ο HOH 104 31 O H 0.9568 A 1 1 109 28 1.01A ο Q C D t z = ρ z 1 1 z t D z z z t Qz = 1 2 z D z 2 2 Cl HCO SO CO 3 4 3 3 4 HCO SO 2 3 65 2 1 F0. 005H SiO0. 032M 0. 38 T4 9 ( K + Na) Ca 6 0 2 7 27 1-9

More information

THURMAN_UMA_2007_11_19

THURMAN_UMA_2007_11_19 Thurman UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-- REV : - (ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman UM ize ocument Number

More information

Microsoft Word - CP details 2.doc

Microsoft Word - CP details 2.doc 給 諾 大 諾 20/6/201 /2012 腦 性 麻 痺 家 長 的 信 筆 者 話 : 時 堂 如 間 玩 果 你, 我 諾 是 唔 諾 係 大 一 用 腦 定 了 個 性 說 自 麻 大 得 己 痺 腦 對 的 性 家, 生 麻 長 命 自 痺 的 來 己 話 家 報 長, judge, 你 答, 一 了 永 定 我 遠 只 認 倆 都 可 為 係 作, 這, 免 為 封 唯 得 一 信 一

More information

2

2 1 2 3 4 PHY (RAN1) LTE/LTE-A 6.3 Enhanced Downlink Multiple Antenna Transmission 6.3.1 CSI RS 6.4 Uplink Multiple Antenna Transmission 6.4.1 Transmission modes and Signalling requirements for SU-MIMO 6.5

More information

AL-M200 Series

AL-M200 Series NPD4754-00 TC ( ) Windows 7 1. [Start ( )] [Control Panel ()] [Network and Internet ( )] 2. [Network and Sharing Center ( )] 3. [Change adapter settings ( )] 4. 3 Windows XP 1. [Start ( )] [Control Panel

More information

逢 甲 大 學

逢 甲 大 學 Ultrasound radar system - i - - ii - The ultrasound radar system is on the basis of the Doppler Effect. In the incessant acoustic wave actuator, emitting to object. Some acoustic wave which impacted the

More information

Persuasive Techniques (motorcycle helmet)

Persuasive Techniques  (motorcycle helmet) M O D E A T H E E L E M E N T S O F A N A R G U M E N T 1n t h l s t e s t i m o n y g iv e n b e f o r e t h e M a ry l a n d Se n a t e t h e s p e a ke r m a ke s a s t r o n g c l a i m a b o u t t

More information

VA70 BA52HR/CR

VA70 BA52HR/CR dpu NP /L/T V0 LOK IRM PE 0~ PIE X PU andy ridge Ivy ridge FI x PE -0 MI x R /00 MHz channel R /00 MHz channel U.0 R-III O-IMM* R-III O-IMM* amera PE PE POWER PU VORE PE 0 YTEM, +V, +V PE +VP & +VP_VT

More information

Chroma 61500/ bit / RMS RMS VA ()61500 DSP THD /61508/61507/61609/61608/ (61500 ) Chroma STEP PULSE : LISTLIST 100 AC DC

Chroma 61500/ bit / RMS RMS VA ()61500 DSP THD /61508/61507/61609/61608/ (61500 ) Chroma STEP PULSE : LISTLIST 100 AC DC MODEL 61509/61508/61507/ 61609/61608/61607 PROGRAMMABLE AC POWER SOURCE MODEL 61509/61508/61507/ 61609/61608/61607 61509/61609: 6kVA 61508/61608: 4.5kVA 61507/61607: 3kVA : 0-175V/0-350V/Auto : DC, 15Hz-2kHz

More information

ch_code_infoaccess

ch_code_infoaccess 地 產 代 理 監 管 局 公 開 資 料 守 則 2014 年 5 月 目 錄 引 言 第 1 部 段 數 適 用 範 圍 1.1-1.2 監 管 局 部 門 1.1 紀 律 研 訊 1.2 提 供 資 料 1.3-1.6 按 慣 例 公 布 或 供 查 閱 的 資 料 1.3-1.4 應 要 求 提 供 的 資 料 1.5 法 定 義 務 及 限 制 1.6 程 序 1.7-1.19 公 開 資

More information