zd1-f-final

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "zd1-f-final"

Transcription

1 X'TL.MHZ Z(HPL) SYSTM LOK IGRM VOR(ISL).V/.V/.V/.V LOK GNRTOR SLGO: SLGSPK P Merom ufpg P,P PU Thermal Sensor P V/.V (ISL) P P P TTRYHRGR (ISL) P TVOUT RT P TFT L Panel WXG WSXG WUXG P H (ST) P VG LVS ST FS / Mhz ual hannel R N / MHz restline PM PI-xpress X Lan P,P,P,P,P,P,P VI LVS X MI interface VG/TV out RII SO-IMM SO-IMM P MXM-NP-GS ( nvidia ) VRM M VRM M P ISHRG US Mini ard / WLN / G(TV) P P.V /.V US New ard P P, Robson P luetooth US P O (PT) P ST PT US. zalia S IHM P,P,P,P PI-xpress PI us X'TL.MHZ PI- PI- PI- PI- X'TL M PI- udio mplifier Speaker US Port x US~ US P P onnector P P MI Jack P Phone Jack P Int MI zalia udio ontroller L& Line in P P P M. P X'TL.K LP (WPLG) SPI ROM P Touch Pad P K/ OON. P P X'TL.KHZ VR P IR P I Port P ardreader ontroller R/ P Media ard Reader P OM MRK XT VG 要打 INT VG UIO UIO 要打 ROOM //G LN M Transformer P Fan Header P,P P PROJT : Z Quanta omputer Inc. RJ P Size ocument Number Rev lock iagram ate: Wednesday, pril, Sheet of

2 lock Generator V R KPHS-T V_V_ hange list: -test.hange U P/N to LPRSK (IS) V V.U/V.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ U/.V R *K_ R *K_ PI_LK_SIO PLK_IH R K_ R K_.V R KPHS-T.V_V V_V_ U.U/V.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ U/.V _ R _ R V V RF V_PI V_ V_PLL V_SR V_PU V_RF V_I/O V_PLL_I/O V_SR_I/O_ V_SR_I/O_ V_SR_I/O_ V_PU_I/O.V_V : For MI solution M_IH <> STLKRQ# <> PLK_PM <,> PLK_UG <> PLK_ <> PLK_IH <> LKUS_ <> M_IH PI_LK_SIO MH_SL G_XOUT G_XIN R _ STLKRQ#_R R _ PI_LK R R _ PLK_MINI_R R _ PLK R R _ PI_LK_SIO_R R _ PLK_IH_R R _ R _ FS FS PU_STOP# PI_STOP# KPWRG/P# XTL_OUT PU_ XTL_IN PU_# PI_/LKRQ_# PU MH PI_/LKRQ_# PU MH# PI_ SR_/PU_ITP PI_ SR_#/PU_ITP# ^PI_/LLK_SL PIF_/ITP_N N US_MHz/FS_ FS_/TST_MO LLK/M LLK#/M_SS RF/FS_/TST_SL LK_PU_LK_R LK_PU_LK#_R LK_MH_LK_R LK_MH_LK#_R PI_LK_RS_R PI_LK_RS#_R LK_RFSSLK_R LK_RFSSLK#_R RP RP RP RP X X X PM_STPPU# <> PM_STPPI# <> K_PWRG <> LK_PU_LK <> LK_PU_LK# <> LK_MH_LK <> LK_MH_LK# <> PI_LK_RS <> PI_LK_RS# <> LK_RFSSLK <> LK_RFSSLK# <> V R MH_SL R MH_SL R lock Gen I K_.K_ K_ PLK_UG LKUS_ FS *P/V_ <> LK_RFLK <> LK_RFLK# <check list> XTL length < mils P/V_ P/V_ GLK_SM GT_SM Y.MHz G_XIN G_XOUT RP RFLK_R RFLK#_R SR_/OT_ SR_ SR_#/OT_# SR_# SR_/LKRQ_# SL SR_#/LKRQ_# S SR_ SR_# SR_ SR_# SR_/LKRQ_F# VSS_PI SR_#/LKRQ_# VSS_ SR_ VSS_I/O SR_# VSS_PLL SR_ VSS_SR_ SR_# VSS_SR_ SR_/LKRQ_H# VSS_SR_ SR_#/LKRQ_G# VSS_PU VSS_RF ISLPRSGLFT Main: ISLPRSGLFT:LPRSK SLGSPT: LSPK LK_PI_ST_R LK_PI_ST#_R LK_PI_LN_R LK_PI_LN#_R LK_PI_MINI_R LK_PI_MINI#_R LK_PI_IH_R LK_PI_IH#_R PLK_VG_R PLK_VG#_R LK_PI_NW R LK_PI_NW_#_R LK_PI_GPLL_R LK_PI_GPLL#_R LK_PI_TV_R LK_PI_TV#_R RP RP RP RP RP RP RP RP X X X X X X X LK_PI_ST <> LK_PI_ST# <> LK_PI_LN <> LK_PI_LN# <> LK_PI_MINI <> LK_PI_MINI# <> LK_PI_IH <> LK_PI_IH# <> LK_MXM <> LK_MXM# <> LK_PI_NW_ <> LK_PI_NW_# <> LK_PI_GPLL <> LK_PI_GPLL# <> LK_PI_TV <> LK_PI_TV# <> <,,,> PT_SM <,,,> PLK_SM Q RHUN V V Q RHUN R K_ R K_ GT_SM GLK_SM PU lock select <> PU_SL.V R _ R *_ MH_SL MH_SL <> SL Frequency Select Table FS FS FS Frequency R *K_ Mhz <> PU_SL R _ MH_SL MH_SL <> Mhz R *_ Mhz.V R *K_ Mhz Mhz <> PU_SL.V R _ R R *_ *K_ MH_SL MH_SL <> Mhz Mhz PROJT : Z Quanta omputer Inc. Size ocument Number Rev LOK GNRTOR K W/RGULTOR ate: Monday, May, Sheet of

3 PU(HOST) <> H_STPLK# <> H_#[:] <> H_ST# <> H_RQ#[:] <> H_#[:] <> H_ST# <> H_M# <> H_FRR# <> H_IGNN# R _ <> H_INTR <> H_NMI <> H_SMI# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_RQ# H_RQ# H_RQ# H_RQ# H_RQ# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_STPLK_R# U J []# S# L []# NR# L []# PRI# K []# M []# FR# N []# RY# J []# SY# N []# P []# R# P []# L []# IRR# P []# INIT# P []# R []# LOK# M ST[]# RST# K RQ[]# RS[]# H RQ[]# RS[]# K RQ[]# RS[]# J RQ[]# TRY# L RQ[]# HIT# Y []# HITM# U []# R []# PM[]# W []# PM[]# U []# PM[]# Y []# PM[]# U []# PRY# R []# PRQ# T []# TK T []# TI W []# TO W []# TMS Y []# TRST# U []# R# V []# W []# []# THRML []# []# PROHOT# V ST[]# THRM THRM M# FRR# THRMTRIP# IGNN# R GROUP R GROUP STPLK# LINT LINT SMI# IH XP/ITP SIGNLS ONTROL H LK LK[] LK[] H G H F F H_IRR# H F F G G G XP_PM# XP_PM# XP_PM# XP_PM# XP_PM# XP_PM# XP_TK XP_TI XP_TO XP_TMS XP_TRST# XP_RST# H_PROHOT_R# H_THRM H_THRM PM_THRMTRIP# R R _ R R LK_PU_LK <> LK_PU_LK# <> H_S# <> H_NR# <> H_PRI# <> H_FR# <> H_RY# <> H_SY# <> H_RQ# <>./F_.V H_INIT# <> H_LOK# <> H_PURST# <> H_RS# <> H_RS# <> H_RS# <> H_TRY# <> H_HIT# <> H_HITM# <> T T T T T T./F_ *.K_.V SYS_RST# <> H_PROHOT# <> <check list> efault PU ohm if no use. Serial R N, If connect to power side PU ohm. Serial R.K PU Thermal monitor <,> MLK <,> MT <,> THRM_LRT# V V V Q RHUN Q RHUN R R <> PUFN#_ON *_ *K_ PUFN#_ON R K_ V U SLK S LRT# R OVRT# MX RSS: H V XP XN LMV P/V_ H_THRM H_THRM <check list> Layout Note:Routing : mils and away from noise source with ground gard M RSV[] N RSV[] T RSV[] V RSV[] RSV[] RSV[] RSV[] RSV[] RSV[] F RSV[] RSRV Merom all-out Rev a Thermal Trip.V PU/P (ITP).V <> H_#[:] <> H_STN# <> H_STP# <> H_INV# <> H_#[:] <heck list & R> Layout note: Z= ohm H_GTLRF<." R <> H_STN# K/F_ <> H_STP# <> H_INV# R K/F T T T T R R <> PU_SL <> PU_SL <> PU_SL H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# Y V V V T U U Y W Y W W Y U F F F R U Y H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# OMP R OMP R OMP R OMP R H_#[:] <> H_STN# <> H_STP# <> H_INV# <> H_#[:] <> H_STN# <> H_STP# <> H_INV# <>./F./F_./F./F_ H_PSLP# <> H_PWR# <> H_PUSLP# <> PSI# <> <heck list & R> Layout note: L<." OMP/ Z=.ohm OMP/ Z=. <R & esign guide> Layout Note:onnect from S and daisy chain to PU OR VR.Not use T connect.(s/vr/pu/n) IH_PRSTP# <,,> H_PWRG <> <,,> LY_VR_PWRGOO PM_THRMTRIP#.V R K_.U/V_ U []# F []# []# G []# F []# G []# []# []# K []# G []# J []# J []# H []# F []# K []# H []# J STN[]# H STP[]# H INV[]# N []# K []# P []# R []# L []# M []# L []# M []# P []# P []# P []# T []# R []# L []# T []# N []# L STN[]# M STP[]# N INV[]# H_GTLRF *K_ PU_TST GTLRF *K_ PU_TST TST MIS PU_TST TST PU_TST TST F PU_TST TST F PU_TST TST TST SL[] SL[] SL[] T GRP T GRP T GRP T GRP Merom all-out Rev a []# []# []# []# []# []# []# []# []# []# []# []# []# []# []# []# STN[]# STP[]# INV[]# []# []# []# []# []# []# []# []# []# []# []# []# []# []# []# []# STN[]# STP[]# INV[]# OMP[] OMP[] OMP[] OMP[] PRSTP# PSLP# PWR# PWRGOO SLP# PSI# R./F_ Q FVN Q MMT R *K_ *S *U SYS_SHN# <> PM_THRMTRIP# <,> <R & esign guide> Layout Note: Thermal trip should connect to IH & GMH without T-ing (ZS default N) XP_TMS XP_TI XP_PM# XP_TO XP_TK R R R R R XP_TRST# R /F_ /F_.V *./F_./F_ /F_ /F_ PROJT : Z Quanta omputer Inc. Size ocument Number Rev PU( of )/FN/Thermal ate: Monday, May, Sheet of

4 PU(Power) V_OR U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ SIGN GUI HNG FROM UF * TO UF * U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ <Part Number> <escription> U/.V_ U_ U/.V_ <heck list> Option:U*(SR=.m ohm aggregate, SL=.nH/) and U*(SR=mohm typ/, SL=.nH/) Option:U*(SR=.m ohm aggregate, SL=.nH/) and U*(SR=mohm typ/, SL=.nH/) U V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[] VP[] G V[] VP[] V V[] VP[] J V[] VP[] K V[] VP[] M V[] VP[] J V[] VP[] K F V[] VP[] M F V[] VP[] N F V[] VP[] N F V[] VP[] R F V[] VP[] R F V[] VP[] T F V[] VP[] T F V[] VP[] V F V[] VP[] W V[] V[] V[] V[] V[] V[] V[] VI[] V[] VI[] F V[] VI[] V[] VI[] F V[] VI[] V[] VI[] F V[] VI[] V[] V[] V[] VSNS F V[] V[] V[] VSSSNS Merom all-out Rev a. V_PRO elete R,R H_VI <> H_VI <> H_VI <> H_VI <> H_VI <> H_VI <> H_VI <> <RV.NO../RF.NO.> Ivcc Max Ivccp Max (VP supply before Vcc stable) Max (VP supply after Vcc stable) Ivcca Max m.v <heck list> U/.V_SR=m ohm V_OR.U/V.U/V <R>.U near to ball R R /F R /F.U/V.U/V.U/V.U/V.U/V_ U/V_.V.V VSNS <> VSSSNS <> <emo board> Routing.ohm with mils spacing PU/P near to PU " U VSS[] VSS[] P VSS[] VSS[] P VSS[] VSS[] P VSS[] VSS[] R VSS[] VSS[] R VSS[] VSS[] R VSS[] VSS[] R F VSS[] VSS[] T VSS[] VSS[] T VSS[] VSS[] T VSS[] VSS[] T VSS[] VSS[] U VSS[] VSS[] U VSS[] VSS[] U VSS[] VSS[] U VSS[] VSS[] V VSS[] VSS[] V VSS[] VSS[] V VSS[] VSS[] V VSS[] VSS[] W VSS[] VSS[] W VSS[] VSS[] W VSS[] VSS[] W VSS[] VSS[] Y VSS[] VSS[] Y VSS[] VSS[] Y VSS[] VSS[] Y VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] G VSS[] VSS[] G VSS[] VSS[] G VSS[] VSS[] G VSS[] VSS[] H VSS[] VSS[] H VSS[] VSS[] H VSS[] VSS[] H VSS[] VSS[] J VSS[] VSS[] J VSS[] VSS[] J VSS[] VSS[] J VSS[] VSS[] K VSS[] VSS[] K VSS[] VSS[] K VSS[] VSS[] K VSS[] VSS[] L VSS[] VSS[] L VSS[] VSS[] L VSS[] VSS[] L VSS[] VSS[] M VSS[] VSS[] M VSS[] VSS[] F M VSS[] VSS[] F M VSS[] VSS[] F N VSS[] VSS[] F N VSS[] VSS[] F N VSS[] VSS[] F N VSS[] VSS[] F P VSS[] VSS[] VSS[] F Merom all-out Rev a. PROJT : Z Quanta omputer Inc. Size ocument Number Rev PU( of ) ate: Monday, May, Sheet of

5 N(HOST).V.V R _ R _ R._.V H_SWING <check list>.u close to.u/v_ H_ROMP <check list> : mils(width:spacing) R._ R._ H_SOMP H_SOMP# <> H_#[:] <> H_PURST# <> H_PUSLP# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_SWING H_ROMP H_SOMP H_SOMP# H_VRF H_VRF U H_#_ G H_#_ G H_#_ M H_#_ H H_#_ H H_#_ G H_#_ F H_#_ N H_#_ H H_#_ M H_#_ N H_#_ N H_#_ H H_#_ P H_#_ K H_#_ M H_#_ W H_#_ Y H_#_ V H_#_ M H_#_ J H_#_ N H_#_ N H_#_ W H_#_ W H_#_ N H_#_ Y H_#_ Y H_#_ P H_#_ W H_#_ N H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ Y H_#_ H_#_ H_#_ H_#_ G H_#_ J H_#_ H H_#_ J H_#_ H_#_ H_#_ H H_#_ J H_#_ H H_#_ J H_#_ H_#_ J H_#_ J H_#_ H_#_ J H_#_ H H_#_ H H_#_ H_SWING H_ROMP W H_SOMP W H_SOMP# H_PURST# H_PUSLP# H_VRF H_VRF RSTLIN_p HOST H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_S# H_ST#_ H_ST#_ H_NR# H_PRI# H_RQ# H_FR# H_SY# HPLL_LK HPLL_LK# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H_INV#_ H_INV#_ H_INV#_ H_INV#_ H_STN#_ H_STN#_ H_STN#_ H_STN#_ H_STP#_ H_STP#_ H_STP#_ H_STP#_ H_RQ#_ H_RQ#_ H_RQ#_ H_RQ#_ H_RQ#_ H_RS#_ H_RS#_ H_RS#_ J M F L G K L J K P R H L M N J N G H G F M M H K G K L M K H L K J M H H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_INV# H_INV# H_INV# H_INV# H_STN# H_STN# H_STN# H_STN# H_STP# H_STP# H_STP# H_STP# H_RQ# H_RQ# H_RQ# H_RQ# H_RQ# H_RS# H_RS# H_RS# H_#[:] <> H_#[:] are not supported in alero Interposer restline support bit address H_S# <> H_ST# <> H_ST# <> H_NR# <> H_PRI# <> H_RQ# <> H_FR# <> H_SY# <> LK_MH_LK <> LK_MH_LK# <> H_PWR# <> H_RY# <> H_HIT# <> H_HITM# <> H_LOK# <> H_TRY# <> H_INV#[:] <> H_STN#[:] <> H_STP#[:] <> H_RQ#[:] <> H_RS#[:] <> R H_VRF K_ R _ H_VRF R K_ <check list>.u close to.u/v_ PROJT : Z Quanta omputer Inc. Size ocument Number Rev GMH HOST(/) ate: Monday, May, Sheet of

6 IV&V is/nable setting <check list & R> R For alero : For resstline:.k/f <F> For external VG: ohm Flexible and safe <> L_KLT_TRL <> INT_LVS_LON V R R <> INT_LVS_ILK <> INT_LVS_IT <> INT_LVS_IGON <check list & R> For alero :.K For resstline:.k <> INT_TXLLKOUT- <> INT_TXLLKOUT <> INT_TXULKOUT- <> INT_TXULKOUT <> INT_TXLOUT- <> INT_TXLOUT- <> INT_TXLOUT- <> INT_TXLOUT <> INT_TXLOUT <> INT_TXLOUT <> INT_TXUOUT- <> INT_TXUOUT- <> INT_TXUOUT- <> INT_TXUOUT <> INT_TXUOUT <> INT_TXUOUT <> INT_TV_OMP <> INT_TV_Y/G <> INT_TV_/R V <> INT_RT_LU <> INT_RT_GRN <> INT_RT_R <> INT_RT_LK <> INT_RT_T <> INT_HSYN <> INT_VSYN K_ K_ R IV&V is/nable setting R R <F> If no use can be N *.K_ *.K_ T INT_TV_OMP INT_TV_Y/G INT_TV_/R INT_RT_LU INT_RT_GRN INT_RT_R U J L_KLT_TRL H L_KLT_N L_TRL_LK L_TRL_T L LK L T K L_V_N LVS_IG L LVS_VG LVS_IG L LVS_VG N LVS_VRFH N LVS_VRFL LVS_LK# LVS_LK LVS_LK# LVS_LK G LVS_T#_ LVS_T#_ F LVS_T#_ G LVS_T_ LVS_T_ F LVS_T_ G LVS_T#_ LVS_T#_ LVS_T#_ LVS_T_ LVS_T_ LVS_T_ TV_ G TV_ K TV_ F TV_RTN J TV_RTN L TV_RTN TV_ONSL_ M TV_ONSL_ TV_ONSL_ P TV_ONSL_ H RT_LU G RT_LU# K RT_GRN J RT_GRN# F RT_R RT_R# K RT LK G R HSYN RT T F RTIRF RT_HSYN R VSYN RT_TVO_IRF RT_VSYN <check list> HSYN/VSYN serial R place close to N RSTLIN_p LVS PI-XPRSS GRPHIS TV VG PG_OMPI PG_OMPO PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ <check list> Vcc_ for alero Vcc_/Vcc_ for restline N XP OMPX M R./F_._PG J L N T T U Y Y PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN[:] <> <check list> PG_RXN SVO/PI/LVS not W PG_RXN PG_RXN implement PG_RXN lanes N G PG_RXN H PG_RXN G PG_RXN G PG_RXN J PG_RXP PG_RXP[:] <> L PG_RXP M PG_RXP U PG_RXP T PG_RXP T PG_RXP W PG_RXP W PG_RXP PG_RXP Y PG_RXP PG_RXP PG_RXP H PG_RXP G PG_RXP H PG_RXP G PG_RXP N _PG_TXN PG_TXN U _PG_TXN PG_TXN U _PG_TXN PG_TXN N _PG_TXN PG_TXN R _PG_TXN PG_TXN T _PG_TXN PG_TXN Y _PG_TXN PG_TXN W _PG_TXN PG_TXN W _PG_TXN PG_TXN _PG_TXN PG_TXN _PG_TXN PG_TXN _PG_TXN PG_TXN _PG_TXN PG_TXN H _PG_TXN PG_TXN _PG_TXN PG_TXN H _PG_TXN PG_TXN M _PG_TXP PG_TXP T _PG_TXP PG_TXP T _PG_TXP PG_TXP N _PG_TXP PG_TXP R _PG_TXP PG_TXP U _PG_TXP PG_TXP W _PG_TXP PG_TXP Y _PG_TXP PG_TXP Y _PG_TXP PG_TXP _PG_TXP PG_TXP _PG_TXP PG_TXP _PG_TXP PG_TXP _PG_TXP PG_TXP G _PG_TXP PG_TXP _PG_TXP PG_TXP H _PG_TXP PG_TXP IV&V is/nable setting <check list> For onnect to RT R/G/ TV // HSYN/VSYN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN R R R R R R R R <check list> For onnect to ohm RT R/G/ TV // onnect to ohm HSYN/VSYN HSYN VSYN INT_TV_OMP INT_TV_Y/G INT_TV_/R INT_RT_LU INT_RT_GRN INT_RT_R PG_TXN[:] <> PG_TXP[:] <> PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP TV_ONSL_ TV_ONSL_ R R INTL F reuqest P. PROJT : Z Quanta omputer Inc. Size ocument Number Rev GMH GRPHIS(/) ate: Monday, May, Sheet of

7 Strapping table U V ll strap are sampled with respect to the leading edge of the GMH power ok signal FG[:] have internal pull-up FG[:] have internal pull-down ny FG signal strapping option not list below should be left N pin Pin Name FG[:] FG[:] FG FG FG FG FG FG[:] FG[:] FG[:] FG FG[:] FG FG MH_FG_ MH_FG_ MH_FG_ R MH_FG_ R MH_FG_ R <check list & R> R Value select For alero :.ohm For resstline:ohm ut check list use.ohm.vsus Strap escription FS Frequency Select MI X Select PU Strap Low Power PI xpress PI xpress Graphics Lane Reversal XOR/ LLZ/ lock Un gating FS ynamic OT MI Lane Reversal SVO/PIe concurrent SVO_TRLT SVO Present R R R R R M_ROMP# K_ LK_MH_O# K_ PM_XTTS# K_ PM_XTTS# *.K/F_ *.K/F_ *.K/F_ *.K/F_ *.K/F_ R *K/F_ SMR_VRF R KLL onfiguration = FS MHz = FS MHz = MI X = MI X (efault) = = Mobile PU (efault) = Normal mode = Low Power mode = Lanes = Normal operation (efault) = lock gating disable = LL-Z Mode nable = XOR Mode nable = Normal peration (efault) = ynamic OT disable = ynamic OT nable (efault) = Normal operation = Reverse Lanes (efault) = Only SVO or PI x is operation (efault) = SVO and PI x are operating simultaneously via the PG port = No SVO ard present (efault) = SVO ard Present INTL R RSSTLIN SHOUL US OHM R /F_ <F>.ohm M_ROMP.VSUS MH_FG_ R MH_FG_ R.VSUS R /F_ R *.K/F_ *.K/F_ K/F_ V SM_ROMP_VOH R.K/F_ <> MH_SL <> MH_SL <> MH_SL <> PM_MUSY# <,,> IH_PRSTP# <> PM_XTTS# <> PM_XTTS# <,,> LY_VR_PWRGOO <> PLTRST#_N <,> PM_THRMTRIP# <,> PM_PRSLPVR.U/V_.U/.V INTL R.UF T T T T T T T T T T T MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ P RSV P RSV R RSV N RSV R RSV R RSV M RSV N RSV J RSV R RSV M RSV L RSV M.U/V_ RSV RSV H RSV RSV J RSV K RSV F RSV H RSV K RSV J RSV F RSV G RSV RSV RSV H RSV W RSV K RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV P FG_ N FG_ N FG_ FG_ FG_ F FG_ N FG_ G FG_ J FG_ FG_ R FG_ L FG_ J FG_ FG_ FG_ K FG_ M FG_ M FG_ L FG_ N FG_ L FG_ R _ PM_MUSY#_R G R _ IH_PRSTP#_R PM_M_USY# L R _ PM_XTTS#_R PM_PRSTP# L R _ PM_XTTS#_R PM_XT_TS#_ J PM_XT_TS#_ W R _ RST_IN#_MH PWROK V R *_ PM_THRMTRIP#_GMH RSTIN# N R _ PM_PRSLPVR_GMH THRMTRIP# G PRSLPVR J N_ K N_ K N_ L N_ L N_ L N_ L N_ K N_ J N_ N_ N_ N_ N_ N_ N_ K N_ RSTLIN_p RSV PM N R MUXING LK FG MI GRPHIS VI M MIS SM_K_ SM_K_ SM_K_ SM_K_ SM_K#_ SM_K#_ SM_K#_ SM_K#_ SM_K_ SM_K_ SM_K_ SM_K_ SM_S#_ SM_S#_ SM_S#_ SM_S#_ SM_OT_ SM_OT_ SM_OT_ SM_OT_ SM_ROMP SM_ROMP# SM_ROMP_VOH SM_ROMP_VOL SM_VRF_ SM_VRF_ PLL_RF_LK PLL_RF_LK# PLL_RF_SSLK PLL_RF_SSLK# PG_LK PG_LK# MI_RXN_ MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_ MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_ MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_ MI_TXP_ MI_TXP_ MI_TXP_ GFX_VI_ GFX_VI_ GFX_VI_ GFX_VI_ GFX_VR_N L_LK L_T L_PWROK L_RST# L_VRF SVO_TRL_LK SVO_TRL_T LK_RQ# IH_SYN# TST_ TST_ V V W W W Y G G K G H J J L K K L R W H H K K M_ROMP M_ROMP# SM_ROMP_VOH SM_ROMP_VOL SM_VRF_MH LK_RFLK LK_RFLK# LK_RFSSLK LK_RFSSLK# LK_PI_GPLL LK_PI_GPLL# N MI_TXN J MI_TXN N MI_TXN N MI_TXN M MI_TXP J MI_TXP N MI_TXP N MI_TXP J MI_RXN J MI_RXN M MI_RXN M MI_RXN J MI_RXP J MI_RXP M MI_RXP M MI_RXP M K T N M.V_L_VRF H K G LK_MH_O# G R GMH_TST GMH_TST M_LK <> M_LK <> M_LK <> M_LK <> M_LK# <> M_LK# <> M_LK# <> M_LK# <> M_K <> M_K <> M_K <> M_K <> M_S# <> M_S# <> M_S# <> M_S# <> M_OT <> M_OT <> M_OT <> M_OT <> MH_GFX_VI_ MH_GFX_VI_ MH_GFX_VI_ MH_GFX_VI_ R *_ MI_TXN[:] <> MI_TXP[:] <> MI_RXN[:] <> MI_RXP[:] <> L_LK <> L_T <> MPWROK <,> L_RST# <> R _ R K_ T T T T SUS# <,> MH_IH_SYN# <> LK_RFLK <> LK_RFLK# <> LK_RFSSLK <> LK_RFSSLK# <> LK_PI_GPLL <> LK_PI_GPLL# <>.U/V_.V R K/F_ R /F SM_VRF_MH SM_ROMP_VOL.V R *K/F_.U/V_.U/V_ R K/F_.U/V_.U/.V LK_RFLK LK_RFLK# LK_RFSSLK LK_RFSSLK# R R R R R R *.K_ *.K_ elete R and R PROJT : Z Quanta omputer Inc. INTL F suggest P for external graphics Size ocument Number Rev GMH (STRPPING/OTHR /) ate: Monday, May, Sheet of

8 N(Memory controller) <> M Q[:] M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q U R S_Q_ W S_Q_ S_Q_ Y S_Q_ R S_Q_ R S_Q_ T S_Q_ W S_Q_ S_Q_ F S_Q_ G S_Q_ J S_Q_ S_Q_ G S_Q_ H S_Q_ S_Q_ W S_Q_ S_Q_ G S_Q_ S_Q_ F S_Q_ H S_Q_ G S_Q_ F S_Q_ R S_Q_ W S_Q_ T S_Q_ W S_Q_ W S_Q_ Y S_Q_ V S_Q_ T S_Q_ V S_Q_ T S_Q_ W S_Q_ V S_Q_ U S_Q_ T S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ Y S_Q_ G S_Q_ W S_Q_ S_Q_ S_Q_ S_Q_ Y S_Q_ T S_Q_ T S_Q_ Y S_Q_ S_Q_ R S_Q_ R S_Q_ R S_Q_ N S_Q_ M S_Q_ N S_Q_ T S_Q_ N S_Q_ M S_Q_ N S_Q_ RSTLIN_p R SYSTM MMORY S_S_ S_S_ S_S_ S_S# S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_RS# S_RVN# S_W# K F L T W W G Y N T H P T H P J K H L K J J L G J J Y M M M M M M M M M M M M M M M M M QS M QS M QS M QS M QS M QS M QS M QS M QS# M QS# M QS# M QS# M QS# M QS# M QS# M QS# M M M M M M M M M M M M M M M TP_S_RVN# <> M Q[:] U M Q M S <> P M Q S_Q_ S_S_ Y M S <> M S <> R M Q S_Q_ S_S_ G M S <> M S <> W M Q S_Q_ S_S_ G M S <> M S# <> W M Q S_Q_ M S# <> N M Q S_Q_ S_S# M M[:] <> N M Q S_Q_ M M[:] <> V M M M Q S_Q_ S_M_ R V M M M Q S_Q_ S_M_ M M M Q S_Q_ S_M_ K M M M Q S_Q_ S_M_ L M M M Q S_Q_ S_M_ H M M M Q S_Q_ S_M_ J M M M Q S_Q_ S_M_ F Y M M M Q S_Q_ S_M_ W M QS[:] <> F M Q S_Q_ M QS[:] <> F M QS M Q S_Q_ S_QS_ T J M QS M Q S_Q_ S_QS_ J M QS M Q S_Q_ S_QS_ K J M QS M Q S_Q_ S_QS_ K L M QS M Q S_Q_ S_QS_ J K M QS M Q S_Q_ S_QS_ L K M QS M Q S_Q_ S_QS_ M QS M QS#[:] <> K M QS#[:] <> M Q S_Q_ S_QS_ V K M QS# M Q S_Q_ S_QS#_ U J M QS# M Q S_Q_ S_QS#_ L M QS# M Q S_Q_ S_QS#_ L J M QS# M Q S_Q_ S_QS#_ K J M QS# M Q S_Q_ S_QS#_ K K M QS# M Q S_Q_ S_QS#_ K J M QS# M Q S_Q_ S_QS#_ F L M QS# M Q S_Q_ S_QS#_ V M [:] <> K M [:] <> M Q S_Q_ K M M Q S_Q_ S_M_ M M Q S_Q_ S_M_ G K M M Q S_Q_ S_M_ G M M Q S_Q_ S_M_ W M M Q S_Q_ S_M_ F M M Q S_Q_ S_M_ M M Q S_Q_ S_M_ G M M Q S_Q_ S_M_ J M M Q S_Q_ S_M_ Y L M M Q S_Q_ S_M_ K M M Q S_Q_ S_M_ G L M M Q S_Q_ S_M_ K M M Q S_Q_ S_M_ K M M Q S_Q_ S_M_ G M M <> J M <> M Q S_Q_ S_M_ J M RS# <> M Q S_Q_ S_RS# V TP_S_RVN# M RS# <> F M Q S_Q_ S_RVN# Y T T H M Q S_Q_ G M W# <> M Q S_Q_ S_W# M W# <> M Q S_Q_ K M Q S_Q_ M Q S_Q_ M Q S_Q_ J M Q S_Q_ M Q S_Q_ M Q S_Q_ R M Q S_Q_ T M Q S_Q_ Y M Q S_Q_ Y M Q S_Q_ U M Q S_Q_ T S_Q_ RSTLIN_p R SYSTM MMORY PROJT : Z Quanta omputer Inc. Size ocument Number Rev GMH R(/) ate: Monday, May, Sheet of

9 VSM_LF VSM_LF VSM_LF VSM_LF VSM_LF VSM_LF VSM_LF.V_XG.V_XG.V_XG.V.V.V.VSUS.V.V_XG.V_XG.V_XG.V Size ocument Number Rev ate: Sheet of GMH Power-(/) Wednesday, pril, Size ocument Number Rev ate: Sheet of GMH Power-(/) Wednesday, pril, Size ocument Number Rev ate: Sheet of GMH Power-(/) Wednesday, pril, N(Power-) elete R.U/.V_.U/.V_.U/.V_.U/.V_.U/V_.U/V_.U/.V_.U/.V_ Quanta omputer Inc. PROJT : Z Quanta omputer Inc. PROJT : Z.U/V_.U/V_ V_ V_ K V_ J V_ J V_ H V_ H V_ H V_ F V_ T V_ V_SM_ V_SM_ F V_SM_ J V_SM_ W V_SM_ Y V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ U V_SM_ F V_SM_ G V_SM_ G V_SM_ G V_SM_ H V_SM_ H V_SM_ H V_SM_ J V_SM_ J V_SM_ U V_SM_ K V_SM_ K V_SM_ K V_SM_ K V_XG_NTF_ U V_XG_NTF_ U V_XG_NTF_ U V_XG_NTF_ U V_XG_NTF_ U V_XG_NTF_ U V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ T V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ T V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ T V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ F V_XG_NTF_ F V_XG_NTF_ H V_XG_NTF_ H V_XG_NTF_ H V_XG_NTF_ H V_XG_NTF_ T V_XG_NTF_ J V_XG_NTF_ J V_XG_NTF_ J V_XG_NTF_ K V_XG_NTF_ K V_XG_NTF_ L V_XG_NTF_ L V_XG_NTF_ L V_XG_NTF_ L V_XG_NTF_ L V_XG_NTF_ T V_XG_NTF_ L V_XG_NTF_ M V_XG_NTF_ M V_XG_NTF_ M V_XG_NTF_ M V_XG_NTF_ M V_XG_NTF_ P V_XG_NTF_ P V_XG_NTF_ P V_XG_NTF_ T V_XG_NTF_ P V_XG_NTF_ P V_XG_NTF_ P V_XG_NTF_ U V_XG_NTF_ U V_SM_ L V_SM_ V V_SM_ W V_XG_NTF_ T V_ T V_SM_ U V_XG_ R V_XG_ T V_XG_ W V_XG_ W V_XG_ Y V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ F V_XG_ F V_XG_ H V_XG_ H V_XG_ H V_XG_ H V_XG_NTF_ P V_XG_NTF_ P V_XG_NTF_ R V_XG_NTF_ R V_XG_NTF_ R V_XG_NTF_ R V_XG_NTF_ R V_ R V_XG_ H V_XG_ J V_XG_ N V_SM_LF W V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF W V_SM_LF T V_XG_ V_XG_ V_ H V_XG_NTF_ M V_SM_ U V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ Y POWR V OR V SM V GFX V GFX NTF V SM LF UG RSTLIN_p POWR V OR V SM V GFX V GFX NTF V SM LF UG RSTLIN_p R R U/V U/V.U/.V_.U/.V_ U/V_ U/V_ U/V U/V.U/V_.U/V_ U/V_ U/V_ U/V_ U/V_ R R U/V_ U/V_ V_NTF_ V_NTF_ K V_NTF_ P V_NTF_ U V_NTF_ F V_NTF_ F V_NTF_ H V_NTF_ H V_NTF_ H V_NTF_ H V_NTF_ J V_NTF_ K V_NTF_ K V_NTF_ K V_NTF_ V_NTF_ L V_NTF_ L V_NTF_ V_NTF_ P V_NTF_ R V_NTF_ R V_NTF_ T V_NTF_ T V_NTF_ T V_NTF_ U V_NTF_ V_NTF_ U V_NTF_ U V_NTF_ U V_NTF_ U V_NTF_ V V_NTF_ V V_NTF_ V V_NTF_ V_NTF_ V_NTF_ VSS_NTF_ T VSS_NTF_ T VSS_NTF_ U VSS_NTF_ U VSS_NTF_ V VSS_NTF_ V VSS_NTF_ VSS_NTF_ VSS_NTF_ V_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ F VSS_NTF_ K VSS_NTF_ M VSS_NTF_ P VSS_NTF_ R VSS_NTF_ R VSS_NTF_ R V_NTF_ Y V_XM_ K V_XM_ K V_XM_ J V_XM_ J V_XM_NTF_ L V_XM_NTF_ L V_XM_NTF_ L V_XM_NTF_ M V_XM_NTF_ M V_XM_NTF_ M V_XM_NTF_ M V_XM_NTF_ P V_XM_NTF_ P V_XM_NTF_ R V_NTF_ Y V_NTF_ Y V_NTF_ Y V_NTF_ Y VSS_S VSS_S VSS_S VSS_S L VSS_S L VSS_S V_NTF_ V_NTF_ V_NTF_ V_NTF_ J V_NTF_ VSS_NTF_ F V_NTF_ J V_XM_ K V_XM_NTF_ L V_XM_NTF_ L V_XM_NTF_ L VSS_NTF_ M V_XM_NTF_ M V_XM_NTF_ M V_NTF_ M VSS_NTF_ P V_XM_NTF_ P V_XM_NTF_ P V_XM_NTF_ R V_XM_NTF_ R V_XM_ T V_XM_ T V_NTF_ V POWR V NTF VSS NTF VSS S V XM V XM NTF UF RSTLIN_p POWR V NTF VSS NTF VSS S V XM V XM NTF UF RSTLIN_p.U/V_.U/V_ R R U/V_ U/V_

10 N(Power-).V L UH_ V R <F> INT VG disable VSYN connect to R RT/TV isable/nable guideline xternal VG with Internal VG with part all nable isable all nable isable V_RT.V V TVO.V V_RT.V V_TVO.V.V LVS isable/nable guideline xternal VG with VG with part Signal V_LVS V_LVS If SVO isable LVS isable If SVO enable LVS isable.v.v If SVO enable LVS enable.v U/V_.U/V_ V L R VQ_RT.V V TVO.V V TVO.V VG_.V VSSG_ V_SYN.V VTX_LVS XTRNL.V INTRNL.V V.V L R ROMMN Rdc=.OHM (max) L UH_ U/V_ L L U/.V_ V.M_MPLL_R.V KPHS-T V_TV_ R IV&V is/nable setting KPHS-T U/.V_ R./F.V R R R U/V_ *U_ R R.V V.V.U/V *U L R *U R R R U/.V_ U/V R R _.U/V_ U/.V_.U/V_ R V_VSYN V_V_RT_.V_V_PLL.V_V_PLL.VM_V_HPLL.VM_V_MPLL.VSUS_V_LVS V_V_PG_G.V_V_PG_PLL.VM_V_SM.VM_V_SM_K V_TV_.V_V_RT.V_V_TV.V_V_Q.VM_MH_V_HPLL.V_V_PG_PLL.U/V_.U/V_ KPHS-T J V_RT V_RT H L M K U V_PLL V_PLL V_HPLL V_MPLL V_LVS V_PG_G V_PG_PLL V_TV V_TV V_TV V_TV V_TV V_TV M V_RT L V_TV N U VSYN V_V G V G K W V_SM_ V V_SM_ U V_SM_ U V_SM_ U V_SM_ T V_SM_ T V_SM_ T V_SM_ T V_SM_ T V_SM_ R V_SM_NTF_ R V_SM_NTF_ V_SM_K_ V_SM_K_ N UH VSS G VSS_LVS VSS_PG_G V_Q V_HPLL V_PG_PLL J V_LVS_ H V_LVS_ RSTLIN_p RT PLL K SM PG LVS POWR TV TV/RT LVS X SM K MI VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_NTF XF PG VTT V_XF_ V_XF_ V_XF_ V_MI V_SM_K_ V_SM_K_ V_SM_K_ V_SM_K_ V_TX_LVS HV V_HV_ V_HV_ V_PG_ V_PG_ V_PG_ V_PG_ V_PG_ V_RXR_MI_ V_RXR_MI_ VTTLF VTTLF VTTLF VTTLF U U U U U U U U U U T T T T T T T T T R R R T U U T T T R.V_V_XF J.V_V_MI.VM_X K.VSUS_V_SM_K K J J.VSUS_V_TX_LVS W W V V H H F H V_V_HV U/V.U/.V_.U/.V_.U/.V_.U/V_ *U_._PG.U/V_.U/V R U/V U/V_.U/V_ R R R U/V_.V L UH_ R /F V._SMK_R.U/V_ U/.V_.V.V IV&V is/nable setting L L.U/V_ U/.V_.VSUS nh.v U/.V_ <F> V_RXR_MI and V_PG connect to.v IV&V is/nable setting.v R <F> INT VG disable V_TV still.v V.S_PGPLL_F.U/V_ R /F_ U/.V_.U/V_ N/V_.VSUS R PZ..V_S R V_V_HV hange to ohm Resistor R R Use site for filter cap with Gfx enabled S R V <R>.V N.M shall be.v for alero Interposer R.U/V_ PROJT : Z Quanta omputer Inc. Size ocument Number Rev GMH Power-(/) ate: Wednesday, pril, Sheet of

11 Size ocument Number Rev ate: Sheet of GMH Power-(/) Wednesday, pril, Size ocument Number Rev ate: Sheet of GMH Power-(/) Wednesday, pril, Size ocument Number Rev ate: Sheet of GMH Power-(/) Wednesday, pril, N(Power-) elete R,R,R,R Quanta omputer Inc. PROJT : Z Quanta omputer Inc. PROJT : Z VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ F VSS_ F VSS_ F VSS_ F VSS_ F VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ H VSS_ H VSS_ H VSS_ H VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ K VSS_ K VSS_ K VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ P VSS_ P VSS_ P VSS_ P VSS_ P VSS_ R VSS_ T VSS_ T VSS_ T VSS_ U VSS_ U VSS_ U VSS_ W VSS_ W VSS_ W VSS_ W VSS_ W VSS_ W VSS_ Y VSS_ Y VSS_ Y VSS_ V VSS_ V VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ P VSS_ T VSS_ T VSS_ T VSS_ R VSS_ VSS_ VSS_ VSS_ F VSS_ F VSS_ T VSS_ V VSS_ H VSS UJ RSTLIN_p VSS UJ RSTLIN_p VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ F VSS_ F VSS_ F VSS_ F VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ H VSS_ H VSS_ H VSS_ H VSS_ H VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ K VSS_ K VSS_ K VSS_ K VSS_ K VSS_ K VSS_ L VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ P VSS_ P VSS_ P VSS_ R VSS_ R VSS_ R VSS_ R VSS_ R VSS_ R VSS_ T VSS_ T VSS_ T VSS_ T VSS_ W VSS_ W VSS_ W VSS_ W VSS_ W VSS_ W VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ F VSS_ F VSS_ F VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ H VSS_ H VSS_ H VSS_ H VSS_ H VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ K VSS_ K VSS_ K VSS_ K VSS_ U VSS_ U VSS_ U VSS_ U VSS_ U VSS_ U VSS_ U VSS_ V VSS_ V VSS_ W VSS_ W VSS_ K VSS_ K VSS_ K VSS_ L VSS_ L VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ K VSS_ K VSS_ L VSS_ L VSS_ L VSS_ L VSS_ VSS_ VSS_ VSS UI RSTLIN_p VSS UI RSTLIN_p

12 RT VRT VPU RV R_VRT RV R K_ S Strap RT_N R Q MMT N RT ONN INTVRMN LN_SLP VRT R K/F R *_ IH_INTVRMN R U/V K K_ RT_RST# U/V R.K RT_N Low = Internal VR disable High = Internal VR enable(efault) Low = Internal VR disable High = Internal VR enable(efault) VRT R K/F R *_ LN_SLP R K R JP *RT_RST VPU K <> ST_RXN <> ST_RXP <> ST_TXN <> ST_TXP <> ST_RXN <> ST_RXP <> ST_TXN <> ST_TXP VRT P/V_ Y.KHZ P/V_ R R M M_ T <> Z_SIN <> Z_SIN T T <> Z_SOUT T T <> ST_L# P/V_ P/V_ *P/V_ *P/V_ LK_KX LK_KX RT_RST# IH_INTRUR# IH_INTVRMN LN_SLP IH_GPIO Z_LK Z_SYN Z_RST# Z_SIN Z_SIN Z_SOUT GPIO# GPIO# ST_L# ST_TXN_ ST_TXP_ ST_TXN_ ST_TXP_ G F F F H J J J H H G F F F H H G G J J F F U RTX RTX RTRST# INTRUR# INTVRMN LN_SLP GLN_LK LN_RSTSYN LN_RX LN_RX LN_RX LN_TX LN_TX LN_TX GLN_OK#/GPIO GLN_OMPI GLN_OMPO H_IT_LK H_SYN H_RST# H_SIN H_SIN H_SIN H_SIN H_SOUT H_OK_N#/GPIO H_OK_RST#/GPIO STL# STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP IH LN / GLN RT I PU LP ST FWH/L FWH/L FWH/L FWH/L FWH/LFRM# LRQ# LRQ#/GPIO GT M# PRSTP# PSLP# FRR# PUPWRG/GPIO IGNN# INIT# INTR RIN# NMI SMI# STPLK# THRMTRIP# TP S# S# F G F G F G F G F H G V U V T V T T T R T V V U V U Y Y LRQ# IH_GPIO GT H_PRSTP#_R H_PSLP#_R H_PWRG_R RIN# H_THRMTRIP_R IH_TP P P P P P P P P P P P P P P P P P P P L <,,> L <,,> L <,,> L <,,> LFRM# <,,> T T GT <> H_M# <> R _ R _ R _ R /F T P[:] <> P[:] <> PS# <> PS# <>.V R *./F_ R *./F_ H_PWRG <> H_IGNN# <> H_INIT# <> H_INTR <> RIN# <> H_NMI <> H_SMI# <> H_STPLK# <> IH_PRSTP# <,,> H_PSLP# <>.V R./F_ R *_.V Placement close S L<" R./F_ H_FRR# <> PM_THRMTRIP# <,> H Z_SOUT R _ R _ Z_SOUT_UIO <> Z_SOUT_M <> <> LK_PI_ST# <> LK_PI_ST R <check list> L<mils./F_ ST_IS ST_LKN ST_LKP G STRIS# G STRIS IHM RV. IOR# IOW# K# IIRQ IORY RQ W W Y Y Y W PIOR# <> PIOW# <> PK# <> IRQ <> PIORY <> PRQ <> Z_SYN R _ R _ Z_SYN_UIO <> Z_SYN_M <> Z_LK R R IT_LK_UIO <> IT_LK_M <> UR F: RIN# OSN'T N PU RIN# R *K_ V GT R.K_ Z_RST# R _ R _ Z_RST#_UIO <,> Z_RST#_M <> PROJT : Z Quanta omputer Inc. Size ocument Number Rev IHM HOST(/) ate: Monday, May, Sheet of

13 S-PI/US/MI S-PI NW R TV R WLN ROSON GLN <> PI_RXN <> PI_RXP <> PI_TXN <> PI_TXP <> PI_RXN <> PI_RXP <> PI_TXN <> PI_TXP <> PI_RXN <> PI_RXP <> PI_TXN <> PI_TXP <> PI_RXN <> PI_RXP <> PI_TXN <> PI_TXP <> GLN_RXN <> GLN_RXP <> GLN_TXN <> GLN_TXP.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ <> N_N# PI_TXN_ PI_TXP_ PI_TXN_ PI_TXP_ PI_TXN_ PI_TXP_ PI_TXN_ PI_TXP_ GLN_TXN_S GLN_TXP_S USO# USO# USO# USO# USO# USO# USO# N_N# USO# USO# U P PRN P PRP N PTN N PTP M PRN M PRP L PTN L PTP K PRN K PRP J PTN J PTP H PRN H PRP G PTN G PTP F PRN F PRP PTN PTP PRN/GLN_RXN PRP/GLN_RXP PTN/GLN_TXN PTP/GLN_TXP SPI_LK SPI_S# SPI_S# SPI_MOSI F SPI_MISO J O# G O#/GPIO G O#/GPIO O#/GPIO F O#/GPIO G O#/GPIO O#/GPIO J O#/GPIO O# H O# IHM RV. PI-xpress irect Media Interface SPI US MIRXN V MIRXP V MITXN U MITXP U MIRXN Y MIRXP Y MITXN W MITXP W MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MI_LKN T MI_LKP T MI_ZOMP Y MI_IROMP Y USPN G USPP G USPN H USPP H USPN H USPP H USPN J USPP J USPN K USPP K USPN K USPP K USPN L USPP L USPN M USPP M USPN M USPP M USPN N USPP N USRIS# F USRIS F USP- USP US_RIS_PN <R>.US_RIS_PN<mils.void routing next to clock/high speed signals MI_RXN <> MI_RXP <> MI_TXN <> MI_TXP <> MI_RXN <> MI_RXP <> MI_TXN <> MI_TXP <> MI_RXN <> MI_RXP <> MI_TXN <> MI_TXP <> MI_RXN <> MI_RXP <> MI_TXN <> MI_TXP <> LK_PI_IH# <> LK_PI_IH <> MI_IROMP_R.V USP- <> USP <> US USP- <> USP <> US USP- <> USP <> US USP- <> USP <> US USP- <> USP <> LUTOOTH USP- <> USP <> NW R USP- <> USP <> MINI PI USP- <> USP <> USP- <> USP <> G R T T R./F R./F_ <> [..] <R> MI_IROMP_R<mils <> INT# <> INT# INT# INT# INT# INT# U G F F PIRQ# PIRQ# PIRQ# PIRQ# PI RQ# GNT# RQ#/GPIO GNT#/GPIO RQ#/GPIO GNT#/GPIO RQ#/GPIO GNT#/GPIO /# /# /# /# IRY# PR PIRST# VSL# PRR# PLOK# SRR# STOP# TRY# FRM# PLTRST# PILK PM# Interrupt I/F IHM RV. PIRQ#/GPIO PIRQF#/GPIO PIRQG#/GPIO PIRQH#/GPIO F F RQ# GNT# RQ# GNT# RQ# GNT# RQ# GNT# IRY# G VSL# PRR# LOK# F SRR# STOP# TRY# FRM# G PLT_RST-R# R PLK_IH G F G F INT# INTF# INTG# INTH# R T T T # <> # <> # <> # <> *_ IRY# <> PR <> PIRST# <,> VSL# <> PRR# <> SRR# <> STOP# <> TRY# <> FRM# <> RQ# <> GNT# <> PLTRST#_N <> PLK_IH <> PI_PM# <> RT_SNS# <,> SWP Override strap PI_GNT# GNT# R Low = swap override enabled High = efault *K_ V RQ# INTH# RP V INT# INT# V VSL# INTF# INTG# SRR# RP V STOP# RQ# FRM# RQ#.KX.KX USO# R USO# R.K_.K_ V_S V_S U PLT_RST-R# TSHFU V.U/V_ R K PLTRST# <,,,..,..> V_S USO# USO# N_N# USO# RP.KX V_S USO# USO# USO# USO# V TRY# LOK# IRY# PRR# RP.KX V INT# INT# RQ# INT# PROJT : Z Quanta omputer Inc. Size ocument Number Rev IHM PI\PI\US(/) ate: Monday, May, Sheet of

14 S-GPIO <F> R STP_PI# PU is no stuff. R STP_PU# always keeps high to ensure M alive in M state. (LK_MH_LK/# must keep alive to make M work) I think there will be update for this design, I suggest you to keep PU and Ω isolation resistors for this signal. <> MH_IH_SYN# <> PM_STPPI# <> PM_STPPU#.U/V_ <> VR_PWRG_K# V U V NSZ R *K_ <> KSMI# <,,> LI# OR_I OR_I OR_I R *K_ V R *K_ <check list> internal P R _ <,,,> PLK_SM <,,,> PT_SM <> L_RST# <> SYS_RST# <> PM_MUSY# <,> LKRUN# <,,> PI_WK# <,,> SRIRQ <,> THRM_LRT# S <> SI# <> STLKRQ# <> PSPK T R _ R _ S T T T T T T T T PLK_SM PT_SM L_RST# SM_LK_M SM_T_M RI# LP_P# SYS_RST# SM_LRT# PM_STPPI_IH# PM_STPPU_IH# LKRUN# PI_WK# SRIRQ THRM_LRT# VR_PWRG_LKN PSPK IH_GPIO IH_GPIO IH_GPIO STLKRQ# IH_GPIO IH_GPIO IH_GPIO IH_TP TP KSMI#_IH LI#_IH IH_GPIO SI# IH_GPIO MH_IH_SYN#_R U J SMLK SMT G LINKLRT# SMLINK SMLINK F RI# F SUS_STT#/LPP# SYS_RST# G MUSY#/GPIO G SMLRT#/GPIO STP_PI#/GPIO G STP_PU#/GPIO H LKRUN#/GPIO WK# F SRIRQ THRM# J VRMPWRG J TP J TH/GPIO J TH/GPIO H TH/GPIO GPIO GPIO G TH/GPIO H GPIO GPIO G SLOK/GPIO H QRT_STT/GPIO QRT_STT/GPIO G STLKRQ#/GPIO F SLO/GPIO J STOUT/GPIO STOUT/GPIO SPKR J MH_SYN# J TP IHM RV. SM SYS GPIO ST GPIO locks Power MGT MIS GPIO ontroller Link STGP/GPIO STGP/GPIO STGP/GPIO STGP/GPIO LK LK SUSLK SLP_S# SLP_S# SLP_S# S_STT#/GPIO PWROK PRSLPVR/GPIO TLOW# PWRTN# LN_RST# RSMRST# K_PWRG LPWROK SLP_M# L_LK L_LK L_T L_T L_VRF L_VRF L_RST# MM_L/GPIO M LRT/GPIO _M_LRT/GPIO WOL_N/GPIO J J F G G G G F H J H G J F F F H J J J F G GPIO OR_I GPIO GPIO M_IH LKUS_ SLP_S# SLP_S# SLP_S# IH_GPIO IH_PWROK PM_PRSLPVR_R R PM_TLOW#_R NSWON# NSWON# <> PM_LN_NL_R R _ PM_RSMRST#_R L_VRF_S L_VRF_S IH_GPIO IH_GPIO IH_GPIO IH_GPIO T T T R R T T T T T /F_ /F_ /F_ K_PWRG <> MPWROK <,> L_RST# <> M_IH <> LKUS_ <> SUS# <,> SUS# <> <F> Since your PU VRM has no PRSTP# pin, connect PM_PRSLPVR to IMVP is correct L_LK <> L_LK <> L_T <> L_T <> PM_PRSLPVR <,> PLTRST# <,,,..,..> R /F_ V_S R.K/F.U/V_ If no use internal LN M connect LN_RST# to PLTRST# Use internal LN M connect LN_RST# to RSMRST# should go high no sooner than ms after both VccLN_ and VccLN_ have reached their nominal voltages. V R.K/F R /F_.U/V_ V_S No Reboot strap H_SPKR Low = efault High = No Reboot ontroller Link VRF for IMT support only XOR hain ntrance Strap IH_RSV H_SOUT escription RSV nter XOR hain Normal opration(efault) Set PI port config bit V LKUS_ R _ P/V_ M_IH R *_ *P_ RI# L_RST# R R SM_LK_M SM_T_M R R PLK_SM PT_SM R R SM_LRT# R PI_WK# R PM_TLOW#_R R SYS_RST# R IH_GPIO R K_ *K_ K_ K_.K_.K_ K_ K_.K_ K_ K_ PSPK KSMI#_IH LI#_IH IH_GPIO R R R R INTL R SHOW IT PM_LN_NL_R R ISL LN: STUFF *K_ K_ K_ K_ *_ V INTL F (/) "dd RSMRST# isolation (important!!! See ww Santa Rosa MoW)" PM_RSMRST#_R TO IH R K_ Q MMT VSUS R.K_ RSMRST# <> FROM ur() R *K IH_TP R *K_ Z_SOUT <> IH_GPIO IH_GPIO VR_PWRG_LKN IH_PWROK R R R R K_ K_ K_ K_ STLKRQ# R THRM_LRT# R SRIRQ R LKRUN# R K_.K_ K_.K_ V V V SI# R K_ R.K_ V <,,> LY_VR_PWRGOO <> PWROK_ LY_VR_PWRGOO PWROK_ R K_.U/V_ U IH_PWROK TSHFU oard I I I I I V R *K_ OR_I R K_ V V V R *K_ OR_I R K_ R *K_ OR_I R K_ R *K_ OR_I R K_ PROJT : Z Quanta omputer Inc. Size ocument Number Rev IHM GPIO(/) ate: Monday, May, Sheet of

15 V_.V_H_IO_IH VRF_SUS_S.V_MI V_GLN.V_GLN TP_VSUS IH_ TP_VSUS IH_ TP_VSUS IH_ TP_VSUS IH_ TP_VL IH.V_ TP_VSUS IH_.V_GLNP.V_VGLNPLL.V_PLL V_VLN TP_VSUS IH_ VSUSH.V_V_PU_IO.V_IH TP_VSUS IH_ VMIPLL_IH TP_VL IH V._US_IH TP_VSUS IH_ V.M_IH VL INT_IH VRF_S.V.V.V.V.V V V V_S VRT V V V_S V_S.V.V V.V V.V.V_S.V.V V V_S Size ocument Number Rev ate: Sheet of IHM Power(/) Wednesday, pril, Size ocument Number Rev ate: Sheet of IHM Power(/) Wednesday, pril, Size ocument Number Rev ate: Sheet of IHM Power(/) Wednesday, pril, an be connect to V or.v an be connect to V_S or.v_s Intel use.uh inductor.u/v.u/v.u/v.u/v R _ R _ U/.V U/.V.U/V.U/V R R R R R _ R _.U/V_.U/V_ R * R *.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V.U/V R R.U/V_.U/V_.U/V.U/V U/V U/V L UH_ <Part Number> L UH_ <Part Number>.U/V_.U/V_ R * R * T T L UH_ L UH_ U/.V_ U/.V_.U/V_.U/V_ U/V U/V.U/V_.U/V_ U/V_ U/V_ T T U/V_ U/V_ PZ. PZ. L UH_ L UH_ L FMJHS-T_ L FMJHS-T_.U/V_.U/V_ R R.U/V_.U/V_ R R VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] F VSS[] F VSS[] F VSS[] F VSS[] F VSS[] G VSS[] G VSS[] H VSS[] H VSS[] H VSS[] H VSS[] H VSS[] F VSS[] H VSS[] H VSS[] H VSS[] H VSS[] H VSS[] H VSS[] J VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] F VSS[] VSS[] F VSS[] F VSS[] F VSS[] G VSS[] VSS[] G VSS[] G VSS[] G VSS[] G VSS[] G VSS[] G VSS[] G VSS[] H VSS[] H VSS[] H VSS[] H VSS[] H VSS[] J VSS[] J VSS[] J VSS[] J VSS[] J VSS[] J VSS[] K VSS[] K VSS[] K VSS[] K VSS[] K VSS[] L VSS[] L VSS[] L VSS[] L VSS[] L VSS[] L VSS[] L VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] T VSS[] T VSS[] T VSS[] T VSS[] T VSS[] T VSS[] T VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] V VSS[] V VSS[] V VSS[] V VSS[] W VSS[] W VSS[] W VSS[] Y VSS[] Y VSS[] Y VSS[] VSS_NTF[] VSS_NTF[] VSS_NTF[] VSS_NTF[] VSS_NTF[] H VSS_NTF[] H VSS_NTF[] J VSS_NTF[] J VSS_NTF[] J VSS_NTF[] J VSS_NTF[] VSS_NTF[] VSS[] VSS[] VSS[] VSS[] VSS[] U VSS[] K VSS[] W U IHM RV. U IHM RV..U/V_.U/V_ U/.V_ U/.V_.U/V_.U/V_ R _ R _ R R Quanta omputer Inc. PROJT : Z Quanta omputer Inc. PROJT : Z PZ. PZ..U/V_.U/V_.U/V_.U/V_ VRF[] VRF[] T VRF_SUS G V [] V [] V [] V [] V [] V [] V [] V [] V [] V [] V [] V [] F V [] F V [] G V [] H V [] H V [] J V [] J V [] K V [] K V [] L V [] L V [] L V [] M V [] M V [] N V [] N V [] N V [] P V [] P V [] R V [] R V [] R V [] R V [] T V [] T V [] T V [] T V [] T V [] U V_[] F VMIPLL R V [] V [] F V [] G V [] H V [] J VSTPLL J V_[] V [] V [] V [] V [] V [] VUSPLL VLN_[] F VLN_[] G V_[] V_[] V_[] V_[] V_[] V_[] V_[] F V_[] G V_[] L V_[] L V_[] L V_[] L V_[] L V_[] L V_[] M V_[] M V_[] P V_[] P V_[] T V_[] T VLN_[] F VLN_[] G VH VSUSH V_PU_IO[] V_PU_IO[] V_[] V_[] U V_[] V V_[] W V_[] W V_[] W V_[] Y V_[] V_[] V_[] V_[] V_[] V_[] V_[] V_[] V_[] V_[] F VRT VSUS_[] VSUS_[] VSUS_[] VSUS_[] G VSUS_[] H VSUS_[] P VSUS_[] P VSUS_[] VSUS_[] N VSUS_[] P VSUS_[] P VSUS_[] P VSUS_[] P VSUS_[] P VSUS_[] R VSUS_[] R VSUS_[] R V [] V [] V [] V [] V [] G V [] G VSUS_[] J VSUS_[] F V [] F V [] L V [] L V [] M V [] M VSUS_[] V_[] V [] W V_[] U V_[] V V_[] V V_[] V V_[] U V_[] V V_[] V V_[] V VGLN_[] VGLN_[] VGLN_[] VGLN_[] VGLN_[] VGLN_ VGLNPLL V_[] F V_[] V_[] V_[] VSUS_[] R V [] H VSUS_[] V [] V [] VSUS_[] J V_MI[] V_MI[] VL_ G VL_[] G VL_[] F VL_ V [] W V [] V V [] U V [] Y V [] V V [] V OR VGP TX RX I US OR PI GLN POWR VP_OR VPSUS VPUS UF IHM RV. OR VGP TX RX I US OR PI GLN POWR VP_OR VPSUS VPUS UF IHM RV..U/V.U/V.U/V_.U/V_ *.U_ *.U_ U/V U/V.U/V_.U/V_ U/.V U/.V U/.V U/.V U/V_ U/V_ U/V U/V.U/.V.U/.V T T.U/.V.U/.V.U/V_.U/V_.U/V_.U/V_ R _ R _ R R.U/V_.U/V_ R R R R

16 M M Q M Q M Q _S _S M Q M Q M QS M QS# M QS# M QS M S M Q M M W# M S M QS M QS# M S# M_S# M Q M W# M_K M Q PM_XTTS# M QS M QS# _S _S M_OT M Q M Q M Q M M M QS[:] M M QS M QS# M Q M Q M_K M Q M Q M PLK_SM PT_SM M M M S M M M M S M M M M_S# M_S# M M M Q M M QS#[:] M RS# M RS# M S# M S# M M QS M QS# M M Q M M Q M Q PM_XTTS# M S M RS# M M M Q M Q M Q M QS# M Q M M M Q M QS M Q M M QS M QS# M QS# M Q M QS M M QS# PT_SM M QS M Q M Q M S M_OT M W# M_S# M Q M M[:] PLK_SM M Q M_S# M Q M Q M Q M Q M S M Q M S# M M M M Q M M Q M Q M Q M M QS M M M QS# M_K M Q M Q M M M M Q M_OT M M PLK_SM M Q M M[:] PT_SM M Q M QS#[:] M S[:] M_LK M [:] M_S# M Q[:] M Q M W# M QS[:] M M QS# M M M M M_OT M Q M QS M_LK# M M Q _S M_K M_K M M Q M Q M QS# M Q M M M QS M Q M Q M S M QS# M Q M M M Q M Q M_LK M Q M M M M M M M QS M M RS# M_K M Q M_LK# M Q M Q M S M Q M Q M Q M Q M M M M_OT M Q M Q[:] M Q M_LK M_LK# M Q M Q M Q M M M QS M QS# M_S#[:] M QS# M_LK#[:] M_K[:] M_OT[:] M_LK[:] M S[:] M Q M QS M Q M_OT M Q M [:] M Q M M M_LK# M_LK M Q M M M M M Q PM_XTTS# PM_XTTS# M M M M M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M_S# M M M M S M M M M M M M M S M S# M W# M RS# M_OT M W# M M M M M M M M_K M M M S# M RS# M M S M S M_S# M_K M_OT M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q _S _S M QS[:] <> M M[:] <> M Q[:] <> M [:] <> M QS#[:] <> M S[:] <> M W# <> M RS# <> M S# <> M S[:] <> M QS#[:] <> M [:] <> M_OT[:] <> M_LK#[:] <> M S# <> M QS[:] <> M_LK[:] <> M W# <> PLK_SM <,,,> M_S#[:] <> M Q[:] <> M RS# <> M_K[:] <> PT_SM <,,,> M M[:] <> PM_XTTS# <> PM_XTTS# <>.VSUS.VSUS.VSUS.VSUS.VSUS SMR_VTRM SMR_VTRM.VSUS SMR_VRF SMR_VRF SMR_VRF V V V SMR_VRF V SMR_VTRM SMR_VTRM.VSUS V SMR_VRF Size ocument Number Rev ate: Sheet of RII SO-IMM Monday, May, Size ocument Number Rev ate: Sheet of RII SO-IMM Monday, May, Size ocument Number Rev ate: Sheet of RII SO-IMM Monday, May, lose to IMM lose to IMM SO-IMM SO-IMM SMbus address SMbus address RP X_ RP X_ RP X_ RP X_ U/V_ U/V_.U/V_.U/V_.U/V_.U/V_ U/V_ U/V_.U/V_.U/V_ U/.V_ U/.V_.U/V_.U/V_ RP X_ RP X_ U/V_ U/V_.U/V_.U/V_ U/V_ U/V_ Quanta omputer Inc. PROJT : Z Quanta omputer Inc. PROJT : Z.U/V_.U/V_ R _ R _.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_.U/V_.U/V_ U/V_ U/V_.U/V_.U/V_ RP X_ RP X_ RP X_ RP X_ RP X_ RP X_ RP X_ RP X_ RP X_ RP X_ U/V_ U/V_.U/V_.U/V_ R K_ R K_ RP X_ RP X_ RP X_ RP X_ R K_ R K_.U/V_.U/V_ VRF VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS QS# QS VSS Q Q VSS VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS M N VSS Q Q VSS K V N _ V V V /P W# V S# S# V OT VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS Q Q VSS M VSS Q Q VSS Q Q VSS M VSS K K# VSS Q Q VSS VSS Q Q VSS N M VSS Q Q VSS Q Q VSS QS# QS VSS Q Q VSS K V V V V RS# S# V OT V N VSS Q Q VSS M VSS Q Q VSS Q Q VSS VSS M VSS Q Q VSS Q Q VSS NTST VSS QS# QS VSS Q Q Q Q VSS M VSS Q Q VSS S SL V(SP) QS# QS VSS Q Q VSS Q Q VSS K K# VSS M VSS Q Q VSS Q Q VSS QS# QS VSS Q Q VSS S S VSS P R SRM SO-IMM (P) N R_SOIMM_H._RVS P R SRM SO-IMM (P) N R_SOIMM_H._RVS.U/V_.U/V_.U/V_.U/V_ R _ R _ R K_ R K_ RP X_ RP X_ U/V_ U/V_ R *K_ R *K_.U/V_.U/V_ RP X_ RP X_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_ RP X_ RP X_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ U/V_ U/V_ RP X_ RP X_.U/V_.U/V_ U/V_ U/V_ R *K_ R *K_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_ U/V_ U/V_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_ RP X_ RP X_.U/V_.U/V_ U/V_ U/V_ RP X_ RP X_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_ U/.V_ U/.V_ U/V_ U/V_ VRF VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS QS# QS VSS Q Q VSS VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS M N VSS Q Q VSS K V N _ V V V /P W# V S# S# V OT VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS Q Q VSS M VSS Q Q VSS Q Q VSS M VSS K K# VSS Q Q VSS VSS Q Q VSS N M VSS Q Q VSS Q Q VSS QS# QS VSS Q Q VSS K V V V V RS# S# V OT V N VSS Q Q VSS M VSS Q Q VSS Q Q VSS VSS M VSS Q Q VSS Q Q VSS NTST VSS QS# QS VSS Q Q Q Q VSS M VSS Q Q VSS S SL V(SP) QS# QS VSS Q Q VSS Q Q VSS K K# VSS M VSS Q Q VSS Q Q VSS QS# QS VSS Q Q VSS S S VSS P R SRM SO-IMM (P) N R_SOIMM_H._RVS P R SRM SO-IMM (P) N R_SOIMM_H._RVS.U/V_.U/V_ R K_ R K_ RP X_ RP X_ U/V_ U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_ U/V_ U/V_.U/V_.U/V_

17 V V hange footprint VIN N PWR_SR LK_RQ# PWR_SR PWR_SR PWR_SR mp PWR_SR PX_RST# PWR_SR PWR_SR PWR_SR V PX_RFLK# PX_RFLK.mp VRUN V PX_RX# PX_RX#.mp VRUN PX_RX# VRUN PX_RX# VRUN PX_RX#.V PX_RX# PX_RX#.mp PX_RX# VRUN PX_RX#.V_MXM PX_RX# PX_RX#.mp PX_RX# hange power VRUN PX_RX# name from.v to VRUN PX_RX#.V_MXM VRUN PX_RX# VRUN PX_RX# VRUN VRUN VRUN PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX PX_TX PX_TX PX_TX PX_TX PX_TX MXM_SPIF_OUT PX_TX PX_TX PX_TX PX_TX PX_TX PX_TX PX_TX PX_TX PX_TX PX_TX PRSNT# PRSNT# ONNTOR_ PLTRST# LK_MXM# LK_MXM PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP VPRSNT# R PG_RXN[:] PG_RXP[:] PG_TXN[:] PG_TXP[:] PLTRST# <,,,..,..> LK_MXM# <> LK_MXM <> PG_RXN[:] <> PG_RXP[:] <> PG_TXN[:] <> PG_TXP[:] <> MXMLK MXMT Q MXM_HMI_T_R MXM_HMI_T MXM_HMI_LK_R MXM_HMI_LK MXM_HMI_T <> MXM_HMI_LK <> <> V_LVS_ULK# <> V_LVS_ULK <> V_LVS_UTX# <> V_LVS_UTX# <> V_LVS_UTX# <> V_LVS_UTX <> V_LVS_UTX <> V_LVS_UTX <> V_LVS_LLK# <> V_LVS_LLK <> V_LVS_LTX# <> V_LVS_LTX# <> V_LVS_LTX# <> V_LVS_LTX <> V_LVS_LTX <> V_LVS_LTX <> V_LVS_VN <> V_LVS_LON <> V_LVS_L_RGHT <> V_LVS_LK <> V_LVS_T <> V_RT_HSYN <> V_RT_VSYN <> V_RT_R <> V_RT_G <> V_RT_ <> V_RT_LK <> V_RT_T <> V_TV_Y/G <> V_TV_/R <> V_TV_OMP <,> THRM_LRT# Q V V R *.K_ Q V R _ R V_LVS_ULK# V_LVS_ULK V_LVS_UTX# V_LVS_UTX# V_LVS_UTX# V_LVS_UTX V_LVS_UTX V_LVS_UTX V_LVS_LLK# V_LVS_LLK V_LVS_LTX# V_LVS_LTX# V_LVS_LTX# V_LVS_LTX V_LVS_LTX V_LVS_LTX V_LVS_VN V_LVS_LON V_LVS_L_RGHT V_LVS_LK V_LVS_T V_RT_HSYN V_RT_VSYN V_RT_R V_RT_G V_RT_ V_RT_LK V_RT_T V_TV_Y/G V_TV_/R V_TV_OMP MXMT MXMLK MXM_LK <> MXM_T <> VIN LVS_ULK# LVS_ULK LVS_UTX# LVS_UTX# LVS_UTX# LVS_UTX# LVS_UTX LVS_UTX LVS_UTX LVS_UTX LVS_LLK# LVS_LLK LVS_LTX# LVS_LTX# LVS_LTX# LVS_LTX# LVS_LTX LVS_LTX LVS_LTX LVS_LTX LVS_PPN LVS_LN LVS_L_RGHT _LK _T VG_HSYN VG_VSYN VG_R VG_GRN VG_LU _LK _T N TV_Y/HTV_Y/TV_VS TV_/HTV_Pr THRM# THRM# TV_VS/HTV_Pb SM_T SM_LK ONNTOR_ LVS RT TV hange power name from.v to.v_mxm VI VI- VI- VI LK# VI LK VI TX# VI TX# VI TX# VI TX VI TX VI TX VI HP _LK _T IGP/VI LK# IGP/VI LK IGP/VI TX# IGP/VI TX# IGP_/VI TX# IGP/VI TX IGP/VI TX IGP_VI TX VI HP/ RUNPWROK IGP IGP IGP IGP IGP IGP IGP IGP IGP IGP IGP RSV RSV RSV RSV RSV RSV /TT# R *.K_ Q V R _ HMILK- HMILK HMITXN HMITXN HMITXN HMITXP HMITXP HMITXP HMI_HP_ MXM_HMI_LK_R MXM_HMI_T_R MXM_PWROK MXM_IN K V K R *K_ R Modify Rev: HMILK- <> HMILK <> HMITXN <> HMITXN <> HMITXN <> HMITXP <> HMITXP <> HMITXP <> HMI_HP_ <> IN Q V Q R F Modify onnect to PWROK_MXM <> IN <,,> V <> MXM_SPIF_OUT V.V.V_MXM V MXMLK MXMT change from k to.k, NV suggestion. on / R R U/.V_ PROJT : Z Quanta omputer Inc. Size ocument Number Rev MXM ate: Monday, May, Sheet of

18 LVS TXLOUT TXLOUT- TXLLKOUT- TXLLKOUT TXLOUT- TXLOUT TXLOUT- TXLOUT TXLOUT- TXLOUT RN RN RN RN RN RN RN RN INT_TXLLKOUT- <> INT_TXLLKOUT <> INT_TXLOUT- <> INT_TXLOUT <> INT_TXLOUT- <> INT_TXLOUT <> INT_TXLOUT- <> INT_TXLOUT <> V_LVS_LLK# <> V_LVS_LLK <> V_LVS_LTX# <> V_LVS_LTX <> V_LVS_LTX# <> V_LVS_LTX <> V_LVS_LTX# <> V_LVS_LTX <> <> ISPON VIN R _ LV INV TXUOUT TXUOUT- TXLOUT TXLOUT- TXLOUT TXLOUT- TXULKOUT TXULKOUT- V N V S_-XX_LVS LVS_VJ USP-_R USP_R TXUOUT TXUOUT- TXLLKOUT TXLLKOUT- TXUOUT TXUOUT- R R RP L_IT L_ILK R _ X _L_KLT_TRL <> V_LVS_L_RGHT <> L_KLT_TRL <> _POWR <> USP- <> USP <> V V P/V_ P/V_ TXUOUT- TXUOUT TXULKOUT- TXULKOUT TXUOUT- TXUOUT TXUOUT- TXUOUT RN RN RN RN INT_TXULKOUT- <> INT_TXULKOUT <> INT_TXUOUT- <> INT_TXUOUT <> INT_TXUOUT- <> INT_TXUOUT <> INT_TXUOUT- <> INT_TXUOUT <> RN RN RN RN V_LVS_ULK# <> V_LVS_ULK <> V_LVS_UTX# <> V_LVS_UTX <> V_LVS_UTX# <> V_LVS_UTX <> V_LVS_UTX# <> V_LVS_UTX <> V VIN <> V_LVS_LK <> INT_LVS_ILK R R V R.K_ V R L_ILK <> INT_LVS_IGON <> V_LVS_VN R R.U/V_ R <demo circuit> restline suggest K G suggest K(ZS efault) K_ (Need to confirm with Max) ISP_ON U IN IN ON/OFF T OUT LV_ R _ LV.U/V_.U/V_.U/V_.U/V_.U/V_ *U P/XR/V_ <> V_LVS_T <> INT_LVS_IT R R L_IT PROJT : Z Quanta omputer Inc. Size ocument Number Rev LVS ate: Monday, May, Sheet of

zu1-a1a-1102 rev06.opj

zu1-a1a-1102 rev06.opj ZU SYSTEM LOK IGRM VI / hrontel (only for ezock) Page LOK GENERTOR K Page Merom ufpg Page, PU Thermal Sensor Page PI EVIE MR TI ISEL# REQ# / GNT# Interrupts REQ# / GNT# INT# REQ# / GNT# INT# REQ# / GNT#

More information

zy2_zy6 e-test final

zy2_zy6 e-test final OM MRK ZY SYSTEM LOK IGRM E@ EXT VG 要打 @ UIO 要打 @ OK @ R 要打 SP@ 特殊 (EXT VG OR R) L@ LOW OST 要打 E@ EXT VG & R 要打 @ RUS 要打 NSF@ Non SF 要打 I@ INT VG 要打 @ UIO 要打 @ R 要打 N@ NON OK 要打 NL@ NON LOW OST 要打 TPM@

More information

16440B_0212

16440B_0212 : LOK IRM : PLTFORM : Penryn- (HOST US) : Penryn- (POWR/N) : antiga- (HOST US) : antiga- (MI/V) : antiga- (R) : antiga- (POWR-) : antiga- (POWR-) : antiga- (VSS) : R_SOIMM : R_SOIMM : R_Termination : H&TV-OUT

More information

tiny6410sdk

tiny6410sdk oreoard S RST V_V [] V [] V [] V [] V [] V [] V [] V [] V [] V [] VEN [] VSYN [] VLK [] VUS [] OTGI [] OTGM [] OTGP [,] IN [,] IN [] IN0 [] WIFI_IO [] S_LK [] S_n [] S_T0 [] S_T [] OUT0 [] XEINT0 [] XEINT

More information

IG31K-M7S-V _SCH

IG31K-M7S-V _SCH TITL SHT over Sheet lock iagram General Spec. hange List omponent Size Processor, North ridge,,0,, South ridge,, lock Synthesizer Sdram imms,, PI-x Slot 0 Pci Slot Reserve I onnectors TX Power & ypass

More information

WiFi 模组 (SIO ) U L-W0MS.V 0uF/0V R 0 0uF/0V WiFi_V 0.uF S0_LK R S0_ S0_ S0_M S0_0 S0_ T T M LK T0 T WKEUP_OUT WKEUP_IN NT 0 PN POWER Thermal P WKEUP_O

WiFi 模组 (SIO ) U L-W0MS.V 0uF/0V R 0 0uF/0V WiFi_V 0.uF S0_LK R S0_ S0_ S0_M S0_0 S0_ T T M LK T0 T WKEUP_OUT WKEUP_IN NT 0 PN POWER Thermal P WKEUP_O VIO URT0_IN URT0_OUT R0.K R.K 0.uF 0.uF IS_ IS_ IS_ IS_ IS_HS IS_VS IS_PLK IS_SL IS_S SPI0_LK SPI0_TX SPI0_S0 SPI0_RX VIO VK U IS_ IS_ IS_ IS_ IS_HSY IS_VSY IS_PLK IS_SL IS_S 0 SSI0_LK SSI0_TX SSI0_S0

More information

ul50at_mb_r20_1016_final

ul50at_mb_r20_1016_final UL0T Penryn SFF 9 ufg LOK GENERTOR RTMT- FN & THERML SENSOR IO OR FS 00MHz LVS RT HMI GS Express ufg R SRM 00 MHz STNR R IMM REVERSE R IMM zalia MI X ONLY INT MI EXT MI Line out INT SPK." H IO OR L9 udio

More information

Microsoft Word - L20AV6-A0维修手册.DOC

Microsoft Word - L20AV6-A0维修手册.DOC L0V-0 电路原理图 V V ROMOEn ROMWEn RESETn [..] R 00K UWPn 0 R 00K 0 U E OE WE RP WP YTE 0 0 Flash_M ROM VPP V 0 0 0 FEn 0 0 U V [0..] XP JMP V R 00K V SL S U SL S N0 N N V WP V NVRM IEn V R.K ROM EMULTOR PITH

More information

IG31M-M7S-V AM-SCH-N

IG31M-M7S-V AM-SCH-N TITL OVR SHT LOK IGRM HNG LIST PROSSOR-(LG) PROSSOR-(LG) N-FS_PI X_MI N-R HNL / N-POWR N-MIS_GFX N-GN S-PI_PI_US_MI S-LP_ST_RT_UIO_SP S-POWR LK GN-RTM- RII IMM RII IMM RII TRMINTION P X SLOT PI / I ONNTOR

More information

stm32_mini_v2

stm32_mini_v2 US Mirco S SIO US Power:V Power:.V STMF0VET GPIO TFT SPI URT RJ ENJ0SS SPI Flash lock iagram Size ocument Number Rev STM-Lite-V.0 Ver.0 ate: Friday, June 0, 0 Sheet of 0.0uF R M V - + S J MP-0 V_PWR R

More information

qt6a_d3a_0090_qim_d3a

qt6a_d3a_0090_qim_d3a P STK UP QT LOK IGRM 0 able ocking PGE 0 L LYER : TOP LYER : SGN LYER : IN LYER : SGN LYER : SV LYER : IN LYER : SGN LYER : OT VG RJ- IR/Pwr btn SPIF Out Stereo MI Headphone Jack US Port VOL ntr SYSTEM

More information

untitled

untitled URT(ISP) LEs s UZZER, PWM_ URT(FULL) L(*) N US JTG N US US evice LPX RESET EEPROM 0M NET(S00) K SRM USER TEST RE M * M M NorFlash 0Pin User Extend Port M NandFlash F R(Ture IE Mode) POWER YL_LPX_SH_LOK

More information

cathedral_peak2_sb_0620

cathedral_peak2_sb_0620 athedral Peak II lock iagram LK GN. I LPRKLFT (.0.0) RTM N-0-LFT (.00.0) R IMM /00 MHz MI In INT.PKR Line Out (NO PIF) RJ R IMM /00 MHz INT.MI odec L OP MP P0 MOM M ard /00MHz /00MHz ZLI H T O T T Mobile

More information

ak1-mb-1015a

ak1-mb-1015a Intel othan K lock iagram PIN (micro F-G), System bus x MHz L RT ( XG ) R/G/ LVS SIGNL NORTH RIG Montara-GM PIN (micro FG),, RM SIGNL R LOK R / SO-IMM / Hub interface MHz(-M/s) PI US South ridge M IH-M

More information

Protel Schematic

Protel Schematic Number evision Size ate: -ug- Sheet of File: :\WOWS\esktop\ 新建文件夹 \d-main.sch. rawn y: PN- L I SV S- MUT MUT PW L VS N T L uh L uh u/v u/v K k. p p K V S k K k V S K K K K P V S. u/v u/v L.uH p p.k V S.K.K.

More information

te4_0120_uma_v3_ramp_bom

te4_0120_uma_v3_ramp_bom P STK UP LYER : TOP LYER : LYER : IN TE lock iagram LYER : V LYER : IN LYER : IN LYER : LYER : OT ST - H P RIII-SOIMM RIII-SOIMM P, Re-river P ual hannel R III 00/0/ MHZ R SYSTEM MEMORY rrandale (UMVG)

More information

untitled

untitled YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz N TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R

More information

9g10

9g10 ortez Lite R- oard esign TENT HEMTI Name. ontents, Revision History. Top Level. Inputs. IP Inputs. FLI. HMI. Frame tore. udio HEET. Power REVII HITORY ate -- uthor INGGUOMIN Ver omments raft Release. P#

More information

Protel Schematic

Protel Schematic J SP0-. 0 To SP oard J SP-. 0 To SP oard. TRX PWR_SW PN0YR N N N N N TTL_TX TTL_RX 0 PWR_RP 0 0 0 0 R 00R R0 00R R 00R R 00R L 0uH L 0uH L 0uH L 0uH L 0uH L 0uH J PJ-ST- M&PTT J PJ-ST- uto Key J SP0-.

More information

te2_intel_uma_ramp_boi_ok

te2_intel_uma_ramp_boi_ok P STK UP LYER : TOP LYER : TE lock iagram LYER : IN LYER : IN LYER : V LYER : OT INT_LVS US-0 L/ on. P ST - H P RIII-SOIMM RIII-SOIMM P, Re-river P ual hannel R III 00/0/ MHZ R SYSTEM MEMORY rrandale (UMVG)

More information

LLW2273C(158)-7寸_V4

LLW2273C(158)-7寸_V4 MU REVISION REOR LTR EO NO: PPROVE: TE: L_HSYN L_ L_ L_ L_ Q Q Q Q Q Q0 Q Q QS QM KN K R_KE R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_REF R_WE Voltage & Max urrent & Min Linewidth Netlist V urrent > 00m > 00m Linewidth

More information

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi SPHE8202R Design Guide V2.0 JUN, 2007 19, Innovation First Road Science Park Hsin-Chu Taiwan 300 R.O.C. Tel: 886-3-578-6005 Fax: 886-3-578-4418 Web: www.sunplus.com SPHE8202R Design Guide Important Notice

More information

Microsoft Word - 32PFL5520_T3-32PFL5525_T3-42PFL5520_T3-42PFL5525_T3-46PFL5520_T3-46PFL5525_T3.doc

Microsoft Word - 32PFL5520_T3-32PFL5525_T3-42PFL5520_T3-42PFL5525_T3-46PFL5520_T3-46PFL5525_T3.doc . PFL0/T PFL/T GP0W00S G00F0ST 0G 0D S F0 FUSE- N0 SOKET T.0AH/0V R0 0K /W 0 I0 AP00DG- 0NF 0 0 D D R0 0NF D D 0K /W MH MH R0 M % /W- R0 0K- R0 0K /W 0 0V YP SHARP"&PHS" 0G 00 PHS " 0G 00 T P V ( Top Vicory

More information

物品重量分級器.doc

物品重量分級器.doc Ω Ω Ω Ω Ω Ω Ω 9 A R = Ω Ω + - - + R = A R = - ρ A A R = + A A R = A ρ Ω = + A A A - R + + = + = ρ ) A A ) ( A R ( + + = + + = A ) A R (+ R R = R R = F F Active Dummy V Active Dummy ± ± ± mv = mv ±

More information

8I945AEF-RH-AE Rev.1.1

8I945AEF-RH-AE Rev.1.1 Model Name: IEF-RH-E SHEET TITLE Revision. SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

GA-8I915PM-NF Rev.1.1

GA-8I915PM-NF Rev.1.1 Model Name: IPM-NF SHEET TITLE 0 OVER SHEET 0 LOK IGRM 0 OM & P MOIFY HISTORY 0 P_LG_ 0 P_LG_ 0 P_LG_ 0 P_LG_ 0 VORE POWER 0 GMH-GRNTSLE_HOST 0 GMH-GRNTSLE_R GMH-GRNTSLE_PI E, MI GMH-GRNTSLE_INT VG GMH-GRNTSLE_

More information

P3B-F Pentium III/II/Celeron TM

P3B-F Pentium III/II/Celeron TM P3B-F Pentium III/II/Celeron TM 1999 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 13 R PS2 KBMS USB COM1 COM2 JTPWR ATXPWR PWR_FAN CPU_FAN Row 0 1 2 3 4 5 6 7 DSW JP20

More information

68369 (ppp quickstart guide)

68369 (ppp quickstart guide) Printed in USA 04/02 P/N 68369 rev. B PresencePLUS Pro PC PresencePLUS Pro PresencePLUS Pro CD Pass/Fails page 2 1 1. C-PPCAM 2. PPC.. PPCAMPPCTL 3. DB9D.. STPX.. STP.. 01 Trigger Ready Power 02 03 TRIGGER

More information

-2 4 - cr 5 - 15 3 5 ph 6.5-8.5 () 450 mg/l 0.3 mg/l 0.1 mg/l 1.0 mg/l 1.0 mg/l () 0.002 mg/l 0.3 mg/l 250 mg/l 250 mg/l 1000 mg/l 1.0 mg/l 0.05 mg/l 0.05 mg/l 0.01 mg/l 0.001 mg/l 0.01 mg/l () 0.05 mg/l

More information

ZL8_MB_3A

ZL8_MB_3A PU ORE SENTEH SITSTR Page: LOK GEN IS0 ZL ELERON-M/PENTIUM-M SYSTEM V/V MXIM MX VPU V_S/VSUS V VPU VSUS V V Page: Page: R-II SOIMM Page: 0 R-II SOIMM Page: 0 R-II INTEL Mobile_ PU N INTEL LVISO GM Page:,

More information

8tag32

8tag32 ortez ite R- oard esign www.ma.com TENTS REVISI ISTORY SEMTI Name SEET ate uthor Ver omments. ontents, Revision istory -- INGGUOMIN raft Release. P# -. Top evel. Inputs. IP Inputs. FI. MI. Frame Store.

More information

BC04 Module_antenna__ doc

BC04 Module_antenna__ doc http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 1 of 10 http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 2 of 10 http://www.infobluetooth.com TEL:+86-23-68798999

More information

1.ai

1.ai HDMI camera ARTRAY CO,. LTD Introduction Thank you for purchasing the ARTCAM HDMI camera series. This manual shows the direction how to use the viewer software. Please refer other instructions or contact

More information

untitled

untitled R YTM / MX INPUT OUTPUT olumbia/tangiz lock iagram LK N. / MHz, Mobile PU Merom /..0 :.MROM.0U. :.MROM.0U HOT U restline, /00MHz@.0V /MHz LV, RT I/F PL.RT.00U,,,,0, V orad V_ V_0, X MI () -Link0 00MHz

More information

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin iml8683-220v C / 0W EVM - pplication Notes iml8683 220V C 0W EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication Circuit... 3 5. PCB

More information

CALADO

CALADO alado lock iagram R / MHz, Mobile PU YTM / TP0 LK N. Merom INPUT OUTPUT RTMT-0.00.0W P TKUP eleron M 0 (I LPR0.00.0W).0 :.MROM.0U. :.MROM.0U HOT U, /00MHz@.0V Intel M/L0 /MHz LV, RT I/F R RT RT / MHz.L0.00U,

More information

IG41S-M7S-V BOM

IG41S-M7S-V BOM TITLE over Sheet lock iagram eneral Spec. hange Lise Power elivery Processor North ridge South ridge lock Synthesizer R imms PIE SLOT X PI SLOT IE onnectors LN R udio odec UIO onnector FRONT PNEL, FN TX

More information

untitled

untitled EDM12864-GR 1 24 1. ----------------------------------------------------3 2. ----------------------------------------------------3 3. ----------------------------------------------------3 4. -------------------------------------------------------6

More information

VGA-LCD

VGA-LCD PL GRPHIS OR Revision 0. 0..00 Index Group Main Page PL SRM VG S-VIEO L Revision 0. System rchitecture Top lock Main Main 0.0.00 PU 外部 MU 控制 PL SRM VG TFT. L Memory 显存 URT 串口 0..00 开始布线 PL 控制核心 GRPH VG

More information

v3s_cdr_std_v1_1_

v3s_cdr_std_v1_1_ REVISION HISTORY Schematics Index: Revision escription ate rawn hecked P0: REVISION HISTORY P0: LOK P0: POWER TREE P0: GPIO SSIGNMENT P0: PU P06: POWER P07: MER-MIPI P08: RG L.7 P09: NOR NNFlash/TF ard

More information

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur iml8683-220v C / 4W Down-Light EVM - pplication Notes iml8683 220V C 4W Down Light EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication

More information

945gcm-s2-r

945gcm-s2-r Model Name: GM-S SHEET TITLE Revision. SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT VG GMH-LKEPORT_

More information

bingdian001.com

bingdian001.com .,,.,!, ( ), : r=0, g=0, ( ). Ok,,,,,.,,. (stackup) stackup, 8 (4 power/ground 4,sggssggs, L1, L2 L8) L1,L4,L5,L8 , Oz Oz Oz( )=28.3 g( ), 1Oz, (DK) Cx Co = Cx/Co = - Prepreg/Core pp,,core pp,, pp.,, :,,

More information

2. (1 ) 10 ( 10 ), 20 ; 20 ; 50 ; 100 (2 ) 3, 10 ; 10 ; 30 ; 30 (3 ) 3. 1.,,,,,,, 2.,,,, ;, 3.,,,,,,,,,,, ;,,, 2

2. (1 ) 10 ( 10 ), 20 ; 20 ; 50 ; 100 (2 ) 3, 10 ; 10 ; 30 ; 30 (3 ) 3. 1.,,,,,,, 2.,,,, ;, 3.,,,,,,,,,,, ;,,, 2 1. A B C D (1 ) A, A, :, ;, ;, ;, (2 ) B ;, : 28, ; 28, 60, ; 60, (3 ) C, ; ( ), : 10%, ; 10%,, (4 ) D,, 5 20,, 3000,,,,, A, D,,, 500, 50%,, 1 2. (1 ) 10 ( 10 ), 20 ; 20 ; 50 ; 100 (2 ) 3, 10 ; 10 ; 30

More information

tbjx0164ZW.PDF

tbjx0164ZW.PDF F = k Q Q r F = k Q = k Q r r Q Q = Fr k = C 0 5 C 9 0 5 Q 0 3 n = = 9 = 65. 0 e 6. 0 4 3 A B 7 7 9 6 C D 7 7 F = k q 7q = k 7q r r q + 7q = 4q F = k 4q 4q = k 6q r r F = 6 F 7 7q q = 3q s c = t s c =

More information

untitled

untitled ( OH ) Cd ( OH ) NiOOH + Cd + H O Ni + ( OH ) + Cd ( OH ) NiOOH + Cd O Ni + H O H O 1/48 H ( ) M NiOOH + MH Ni OH + ( OH ) + M NiOOH MH Ni + /48 3/48 4/48 4 6 8 5.6KΩ±1% 1/ 4W L N C7 1nF/50V F1 T.5A/50V

More information

P4VM800_BIOS_CN.p65

P4VM800_BIOS_CN.p65 1 Main H/W Monitor Boot Security Exit System Overview System Time System Date [ 17:00:09] [Fri 02/25/2005] BIOS Version : P4VM800 BIOS P1.00 Processor Type : Intel (R) Pentium (R) 4 CPU 2.40 GHz Processor

More information

(Load Project) (Save Project) (OffLine Mode) (Help) Intel Hex Motor

(Load Project) (Save Project) (OffLine Mode) (Help) Intel Hex Motor 1 4.1.1.1 (Load) 14 1.1 1 4.1.1.2 (Save) 14 1.1.1 1 4.1.2 (Buffer) 16 1.1.2 1 4.1.3 (Device) 16 1.1.3 1 4.1.3.1 (Select Device) 16 2 4.1.3.2 (Device Info) 16 2.1 2 4.1.3.3 (Adapter) 17 2.1.1 CD-ROM 2 4.1.4

More information

Microsoft Word - CP details 2.doc

Microsoft Word - CP details 2.doc 給 諾 大 諾 20/6/201 /2012 腦 性 麻 痺 家 長 的 信 筆 者 話 : 時 堂 如 間 玩 果 你, 我 諾 是 唔 諾 係 大 一 用 腦 定 了 個 性 說 自 麻 大 得 己 痺 腦 對 的 性 家, 生 麻 長 命 自 痺 的 來 己 話 家 報 長, judge, 你 答, 一 了 永 定 我 遠 只 認 倆 都 可 為 係 作, 這, 免 為 封 唯 得 一 信 一

More information

User ID 150 Password - User ID 150 Password Mon- Cam-- Invalid Terminal Mode No User Terminal Mode No User Mon- Cam-- 2

User ID 150 Password - User ID 150 Password Mon- Cam-- Invalid Terminal Mode No User Terminal Mode No User Mon- Cam-- 2 Terminal Mode No User User ID 150 Password - User ID 150 Password Mon- Cam-- Invalid Terminal Mode No User Terminal Mode No User Mon- Cam-- 2 Mon1 Cam-- Mon- Cam-- Prohibited M04 Mon1 Cam03 Mon1 Cam03

More information

p5e_vm_do_1[1].02g_

p5e_vm_do_1[1].02g_ P-VM O P TITL R.0 00_0_ 00.0. 0 LOK IRM VR.0 Intel Pentium processor / 0 POWR FLOW HRT on oard Prescott,mithField 0 POWR QUN endar Mill,Presler 0 POWR ITRIUTION.V & TNY L 0 LOK ITRIUTION 0 RT MP RULTOR

More information

P4V88+_BIOS_CN.p65

P4V88+_BIOS_CN.p65 1 Main H/W Monitor Boot Security Exit System Overview System Time System Date [ 17:00:09] [Wed 12/22/2004] BIOS Version : P4V88+ BIOS P1.00 Processor Type : Intel (R) Pentium (R) 4 CPU 2.40 GHz Processor

More information

EMI LOOPS FILTERING EMI ferrite noise suppressors

EMI LOOPS FILTERING EMI ferrite noise suppressors (HighSpeedBoardDesign) (HIGHSPEEDBOARDDESIGN) 1 1 3 1.1 3 1.1.1 3 1.1.2 vs 4 1.1.3 5 1.1.4 8 1.2 9 1.2.1 9 1.2.2 vs 1 1.3 1 1.3.1 11 1.3.1.1 11 1.3.1.2 12 1.3.1.3 12 1.3.1.4 12 1.3.1.5 12 2. 2.1 14 2.1.1

More information

PCM-3386用户手册.doc

PCM-3386用户手册.doc PCM-3386 BBPC-4x86 10/100M PC/104 (Lanry technology Co. Ltd. Zhuhai) 38 1012836 (Address: Room 1012,Linhai Building,No. 38,west of Shihua Road,Zhuhai City,Guangdong Province,China) (post code)519015 (phone)0756-3366659

More information

zy5_0512a_reve

zy5_0512a_reve PU ORE ISL PGE ZY SYSTEM LOK IGRM N ORE.V PGE N RUN.V PGE R II SMR_VTERM.VSUS(TPSREGR) PGE SYSTEM POWER ISL PGE INT or EV selector Resistor RII-SOIMM PGE RII-SOIMM PGE RII /00 MHz RII /00 MHz Lion Sabie

More information

tsumv39lu for mtc v _?

tsumv39lu for mtc v _? MP LOUT# ROUT# E 0uF/V R LOUT_SP E 0uF/V R ROUT_SP /0 /0 LOUT LOUT- ROUT- ROUT N0 P/.MM MP-UOUTL0 MP-UOUTR0 MP-UOUTL0 MP-UOUTR0 R 0 0 R 0 L R R0 /K E 00uF/V V L 0.uF LOUT# ROUT# MUTE R E 0.uF 0uF/V 0.uF

More information

WL100079ZW.PDF

WL100079ZW.PDF ε I x = r + R + R + R g o x = R ε + v v 2 v1 a = = t t t 2 1 R x { ( 1) ( 2)" " ( 3) ( 4), ( 5)" " ( 6) ( 7) ( 8)" " ( 9) ( 10) ( 11) ( 12) ( 13) ( 14) ( 15) ( 17) {

More information

BB.3

BB.3 I IURNA L S AN S ï EK VOA ó N m 8 ç 6-8 1 园 叫团团回国 J m l ll m i h M t m t ik i E v l i P g l l A i r L i m b h - T k l ik d i K t T m g i d T r p tc P g r h P r r m P r S t d i T g r T r h d p p r b h K

More information

rd4780_grus_debug_v1.0_end

rd4780_grus_debug_v1.0_end J Ethernet on J US ON S S S S S S S S R_N WE_N ETHERNET_INT ETHERNET_S_N ETHERNET_RST ETHERNET_M RST_N TO_TX TRST_N TK TMS TI_RX US_PWEN P M LKK T-V.V WiFi_IO.V T-V WiFi_IO.V J WIFI&GPS.V T_WKE GPS_OS_EN

More information

untitled

untitled 0755 85286856 0755 82484849 路 4.5V ~5.5V 流 @VDD=5.0V,

More information

bmc171_v1

bmc171_v1 使用.0 寸 PU 屏 bit 的接法, 应去掉 L 和 L, 这两个口做为 GPIO 用于 US-OTG 的检测和控制注意 :.0 寸 PU 屏和. 寸 RG 屏 bit 接法有区别 0V VOM=.V L " -V V LHSY LE LLK LVSY L-EN PWM-L PWM-L L L L0 L L L L L L L0 L L L L L L L L L L L0 L L0 L L L

More information

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi iml88-0v C / 8W T Tube EVM - pplication Notes iml88 0V C 8W T Tube EVM pplication Notes Table of Content. IC Description.... Features.... Package and Pin Diagrams.... pplication Circuit.... PCB Layout

More information

办 刊 之 道 高 校 学 报 英 文 版 专 业 化 转 型 探 索 以 上 海 大 学 学 报 英 文 版 为 例 洪 鸥 姜 春 明 陈 海 清 孟 庆 勋 学 术 期 刊 编 辑 应 积 极 从 事 各 类 科 研 活 动 以 热 带 作 物 学 报 为 例 孙 继 华 叶 庆 亮 论 坛

办 刊 之 道 高 校 学 报 英 文 版 专 业 化 转 型 探 索 以 上 海 大 学 学 报 英 文 版 为 例 洪 鸥 姜 春 明 陈 海 清 孟 庆 勋 学 术 期 刊 编 辑 应 积 极 从 事 各 类 科 研 活 动 以 热 带 作 物 学 报 为 例 孙 继 华 叶 庆 亮 论 坛 年 月 第 卷 第 期 目 次 专 论 与 综 述 英 国 皇 家 化 学 会 科 技 期 刊 语 义 出 版 模 式 的 研 究 翁 彦 琴 李 苑 彭 希 臖 美 国 期 刊 的 审 稿 机 制 及 对 中 国 应 用 数 学 类 期 刊 的 启 示 和 改 进 建 议 徐 海 丽 刘 志 强 陈 光 宇 我 国 学 术 期 刊 数 字 化 建 设 与 发 展 李 婧 刘 立 营 张 秀 梅 基

More information

Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual

Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual Subject LD5515 Demo Board Model Name (5V/1.5A) Key Features Built-In Pump Express TM Operation Flyback topology with PSR Control Constant Voltage Constant Current High Efficiency with QR Operation (Meet

More information

Logitech Wireless Combo MK45 English

Logitech Wireless Combo MK45 English Logitech Wireless Combo MK45 Setup Guide Logitech Wireless Combo MK45 English................................................................................... 7..........................................

More information

ICD ICD ICD ICD ICD

ICD ICD ICD ICD ICD MPLAB ICD2 MPLAB ICD2 PIC MPLAB-IDE V6.0 ICD2 usb PC RS232 MPLAB IDE PC PC 2.0 5.5V LED EEDATA MPLAB ICD2 Microchip MPLAB-IDE v6.0 Windows 95/98 Windows NT Windows 2000 www.elc-mcu.com 1 ICD2...4 1.1 ICD2...4

More information

<4D F736F F D20A7F5AC77ACECA7DEC4B3A8C6A4E2A5552E646F63>

<4D F736F F D20A7F5AC77ACECA7DEC4B3A8C6A4E2A5552E646F63> R012 3066 {v ŽÇ l w w ç l... 1 m Ú ~... 2 ~ j ij ~... 2 v l ˆl... 4 { Ž Ú... 5 Ú... 7 v Ž i Ú mˆúf... 8 Ç Ž tf...14 v i f...15 v k i f...16 { {w v...17 l h...21 uˆ {mi...25 Ç pt v múu ~...26 u...27 ç l

More information

untitled

untitled July '0 Thermal ensor MX99 LM I us / M us us witch I HP OUT Int. MI MI IN Mus UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Reverse ocket T H OP MP MX90 9 O 9H,,9 M Modem lock enerator K-0M 9

More information

WT210/230数字功率计简易操作手册

WT210/230数字功率计简易操作手册 T0/0 数 字 功 率 计 操 作 手 册 I 040-0 第 版 目 录 第 章 第 章 第 章 功 能 说 明 与 数 字 显 示. 系 统 构 成 和 结 构 图... -. 数 字 / 字 符 初 始 菜 单... -. 测 量 期 间 的 自 动 量 程 监 视 器 量 程 溢 出 和 错 误 提 示... - 开 始 操 作 之 前. 连 接 直 接 输 入 时 的 测 量 回 路...

More information

Stability for Op Amps

Stability for Op Amps R ISO CF Tim Green Electrical Engineering R ISO CF CF Output Pin Compensation R ISO Tina SPICE Tina SPICE V OUT V IN AC Tina SPICE (Transient Real World Stability Test)23 R O /40V OPA452 (piezo actuator)

More information

AL-M200 Series

AL-M200 Series NPD4754-00 TC ( ) Windows 7 1. [Start ( )] [Control Panel ()] [Network and Internet ( )] 2. [Network and Sharing Center ( )] 3. [Change adapter settings ( )] 4. 3 Windows XP 1. [Start ( )] [Control Panel

More information

um3b_uma_ _1000_st-1_stephen

um3b_uma_ _1000_st-1_stephen UM/UM SYSTEM LOK IGRM THERML SMS R-SOIMM RVS Type PG R-SOIMM RVS Type PG PG LOK SLGSPVTR (QFN-) PG ual hannel R 00/0.V rrandale ( rpg ) PG,,, POWER REGULTOR +.V_SUS/+0.V_R_VTT +.0V_VTT POWER /TT ONNETOR

More information

<4D6963726F736F667420576F7264202D204E5352333032B3ACB8DFD1B9CFDFC2B7B1A3BBA4D7B0D6C3BCBCCAF5CAB9D3C3CBB5C3F7CAE956322E30322E646F63>

<4D6963726F736F667420576F7264202D204E5352333032B3ACB8DFD1B9CFDFC2B7B1A3BBA4D7B0D6C3BCBCCAF5CAB9D3C3CBB5C3F7CAE956322E30322E646F63> NSR3 超高压线路保护装置 技术使用说明书 NSR3..SY R9 V. 国电南瑞科技股份有限公司 NRI THNOLOGY VLOPMNT O.,LT. NSR3 超高压线路保护装置 技术使用说明书 版本 V. 编 写 刘 浩 戴列峰 伍小刚 姚吉文 苏 理 田小锋 审 核 俞 波 批 准 陈建玉 国电南瑞科技股份有限公司 9 年 7 月 重 要 提 示 感谢您使用国电南瑞科技股份有限公司的产品

More information

Model Name: Version: OM History OM 0 First release veriosn IRX P version ( Layout hange)histoty P 0 RN 0K-PR HNGE TO K-PR 0/0/ modify from IRXH-00-0 R

Model Name: Version: OM History OM 0 First release veriosn IRX P version ( Layout hange)histoty P 0 RN 0K-PR HNGE TO K-PR 0/0/ modify from IRXH-00-0 R GIGYTE G-IRX Schematics Revision.0 SHEET 0 0 0 0 0 0 0 0 0 0 0 TITLE OVER SHEET OM & P MOIFY HISTORY WILLIMTE_ WILLIMTE_ WILLIMTE_ MH-ROOKLE_ MH-ROOKLE_ MH-ROOKLE_ M0_ R_ R_TERM GP IH_ IH_ FWH (UL IOS)

More information

TX-NR3030_BAS_Cs_ indd

TX-NR3030_BAS_Cs_ indd TX-NR3030 http://www.onkyo.com/manual/txnr3030/adv/cs.html Cs 1 2 3 Speaker Cable 2 HDMI OUT HDMI IN HDMI OUT HDMI OUT HDMI OUT HDMI OUT 1 DIGITAL OPTICAL OUT AUDIO OUT TV 3 1 5 4 6 1 2 3 3 2 2 4 3 2 5

More information

untitled

untitled 0755-82134672 Macroblock MBI6655 1 LED Small Outline Transistor 1A 3 LED 350mA 12V97% 6~36 Hysteretic PFM 0.3Ω GSB: SOT-89-5L (Start-Up) (OCP) (TP) LED Small Outline Package 5 MBI6655 LED / 5 LED MBI6655

More information

80 , 1993 45 000, 17, 70,160,,, :,, ;,,,,,,,,,, 2004 80,,,,2004 80 2004 80 2004, :,,,,, 2004,,,,, 2004 80, 1 ,,,,, : yqingg@hotmail.com 2004 80 2004 5 2 1 1 1 2004 2 8 2004 ( 2004 ) 12 13 13 13 14 14

More information

MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / & 150KW / ( 10 ms ~ 99 hours)

MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / & 150KW / ( 10 ms ~ 99 hours) MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / &150KW / ( 10 ms ~ 99 hours) 10 100 / PROGRAMMABLE DC POWER SUPPLY MODEL 62000H SERIES USB

More information

中国轮胎商业网宣传运作收费标准

中国轮胎商业网宣传运作收费标准 中 国 轮 胎 工 厂 DOT 大 全 序 号 DOT 国 家 工 厂 名 ( 中 文 ) 1 02 中 国 曹 县 贵 德 斯 通 轮 胎 有 限 公 司 2 03 中 国 唐 山 市 灵 峰 轮 胎 有 限 公 司 3 04 中 国 文 登 市 三 峰 轮 胎 有 限 公 司 4 08 中 国 安 徽 安 粮 控 股 股 份 有 限 公 司 5 0D 中 国 贵 州 轮 胎 厂 6 0F 中 国

More information

VioCard-300 user manual

VioCard-300 user manual VioGate VioCard-300 ( 2.0.0) 2005 2005 2 15 2 3 VioGate 绍... 6 1.1 产 简... 6 1.2 产... 6 1.3... 7 1.4 内... 7 1.5 导览... 8 VioGate... 10 2.1 VioGate 络 认...10 2.2 VioGate...11 软... 16 3.1 VioCard-300 盘...16

More information

(CIP) ().: ISBN O4-44 CIP (2004)

(CIP) ().: ISBN O4-44 CIP (2004) ( ) (CIP) ().:. 2004.11 ISBN 7-04 - 015565-6... - -.O4-44 CIP (2004)092157 010-64054588 4 800-810 - 0598 100011 http:www.hep.edu.cn 010-58581000 http:www.hep.com.cn 8501168 1 32 1 8.625 220 000 12.00,.

More information

Microsoft Word - B 公司2017年半年度报告 0.20.docx

Microsoft Word - B 公司2017年半年度报告 0.20.docx m 0,.,,, 0 0 2017 8 % T % -,E v %-,E T d, T 1 e wm a e - v % h% vs vs: 2 c c o S ; W o ;W %8.% 6.% S e x i SS SSS S S: S / x 2@@ G= 2 r 5 0 S S 5GM@KLF@GL = 0 @L g % % % % % S 3 7 S vvs vvs: ds S it S

More information

勤 學 * 卓 越 * 快 樂 成 長 本 校 在 老 師 群 策 群 力 共 同 討 論 下, 型 塑 了 學 校 願 景 : 勤 學 卓 越 快 樂 成 長 ( 一 ) 勤 學 運 用 真 的 力 量 培 養 勤 學, 以 語 文 教 為 基 礎 紮 根 ( 二 ) 卓 越 利 用 美 的 感

勤 學 * 卓 越 * 快 樂 成 長 本 校 在 老 師 群 策 群 力 共 同 討 論 下, 型 塑 了 學 校 願 景 : 勤 學 卓 越 快 樂 成 長 ( 一 ) 勤 學 運 用 真 的 力 量 培 養 勤 學, 以 語 文 教 為 基 礎 紮 根 ( 二 ) 卓 越 利 用 美 的 感 桃 園 市 復 旦 國 民 小 學 104 學 年 度 學 校 課 程 計 畫 壹 依 據 貳 目 的 一 教 基 本 法 第 13 條, 國 民 教 法 第 4 條 二 教 部 92 公 佈 之 國 民 中 小 學 九 年 一 貫 課 程 綱 要 三 桃 園 市 政 府 推 動 國 民 中 小 學 九 年 一 貫 課 程 實 施 計 畫 四 桃 園 市 政 府 97.5.29 府 教 數 字 第

More information

2 伊 顿 重 型 静 液 传 动 装 置 目 录 E-TRHD-MC001-C 2011 年 7 月

2 伊 顿 重 型 静 液 传 动 装 置 目 录 E-TRHD-MC001-C 2011 年 7 月 重 载 荷 静 液 传 动 装 置 系 列 1 变 量 柱 塞 泵 (ACA) 和 马 达 (ACE) 定 量 马 达 (HHD) 峰 值 压 力 480 bar (7000 psi) 排 量 64-125 cm 3 /r(3.9-7.6 in 3 /r) 2 伊 顿 重 型 静 液 传 动 装 置 目 录 E-TRHD-MC001-C 2011 年 7 月 目 录 重 载 荷 静 液 传 动 ACA:

More information

<C1F7CCE5C1A6D1A7D3EBC8C8B9A4BBF9B4A12DB3C2C0F12DC7E5BBAAB4F33F504446>

<C1F7CCE5C1A6D1A7D3EBC8C8B9A4BBF9B4A12DB3C2C0F12DC7E5BBAAB4F33F504446> 5,,,,,,,,,, 5.1,, N2, O2, CO2, H2 O,,, 5.1.1,,,,,,,,,,,,,,,, 1., ta, tv t = ta = tv ( 5 1) v, a, 52 p = pa, pb, pb = pa + pv ( 5 2) pa, pv 2. (1 ) 1m 3,, v, pv t ps,, 5 1 a,,,, 5 1 a b t p s, b,,,, ps

More information

WFC40810

WFC40810 9000086873 (PD 85 05 10) Operating and Installation Instructions Please read this specification carefully before you use the product. Any failure and losses caused by ignoring the above mentioned items

More information

2-7.FIT)

2-7.FIT) 文 化 园 地 8 2009 年 8 月 18 日 星 期 二 E-mail:liuliyuan@qunlitimes.com 群 立 文 化 感 受 今 天 你 开 心 了 吗? 周 传 喜 群 雄 争 立 竞 争 意 识 ; 傲 立 群 雄 奋 斗 目 标, 这 几 句 话 一 直 是 群 立 的 文 化 和 方 针, 也 同 样 是 我 很 喜 欢 的 座 右 铭 我 想 这 几 句 话 生

More information

Z09 Rev: 2C

Z09 Rev: 2C VER : OM P/N escription SYSTEM LOK IGRM Memory own Max. G M* P RIII-SOIMM P mst - H P0 ual hannel R III /00 MHZ IM Ivy ridge G 0 W P,,,, FI MI PI-E X ep MI(x) PIE.GT/s NVII GPU NP-GV G (Mb x IO x pcs)

More information

M60J_MB_R2_01_0710_1000

M60J_MB_R2_01_0710_1000 SYSTEM PGE REF. PGE lock iagram System Setting PU()_MI,PEG,FI,LK,MIS PU()_R PU()_FG,RSV,GN PU()_PWR PU()_XP R SOIMM_0 R SOIMM_ R _Q VOLTGE VI ONTROLLER 0 PH_IEX()ST,IH,RT,LP PH_IEX()_PIE,LK,SM,PEG PH_IEX()_FI,MI,SYS

More information

IEC A( ) B C D II

IEC A( ) B C D II ICS 13.120 K 09 GB 4706.1 2005/IEC 60335-1:2004(Ed4.1) 1 Household and similar electrical appliances- Safety General requirements IEC60335-1 2004 Ed4.1,IDT 2005-08-26 2006-08-01 IEC 1 2 3 4 5 6 7 8 9 10

More information

V. PID PID...0

V. PID PID...0 F&B 00% V. PID................0............5....9 PID...0 .... IO900 99.98%.. Pt00Pt00.0Cu50Cu00Pt0 KEBTRN 0-0mA-0mA0-5V-5V mv 0-5V 0-50Ω.. LP TP - - P P.0 P.0 P.0 P.0 P.05 P.0 P.00 t.0 t.0 t.0 t.0 t.05

More information

kl5a_qv_n12m-gs_ _0900

kl5a_qv_n12m-gs_ _0900 KL Intel Huron River Platform with iscrete GFX 0 FN / THERML EM0- RIII-SOIMM PG RIII-SOIMM PG Speaker PG Mic in (External MI) PG Head-Phone out ual hannel R 00/0/.V ST - H ST - -ROM US est Port 0 PG UIO

More information

, : ( GB ), ;,,,,, (CIP) /. :, ISBN TH137 CIP (2005) : : 127 : : (029 ) : : :

, : ( GB ), ;,,,,, (CIP) /. :, ISBN TH137 CIP (2005) : : 127 : : (029 ) :   : : , : ( GB 786.1 1993 ), ;,,,,, (CIP) /. :, 2005. 8 ISBN 7 5612 1981 4.... TH137 CIP (2005) 089904 : : 127 : 710072 : (029 )88493844 : www.nwpup.com : :787 mm 1 092 mm 1/ 16 : 20.875 : 507 :2005 8 1 2005

More information

桃園縣南美國民小學102學年度學校課程計畫

桃園縣南美國民小學102學年度學校課程計畫 桃 園 縣 南 美 國 民 小 學 02 學 年 度 學 校 課 程 計 畫 壹 依 據 一 教 部 國 民 中 小 學 九 年 一 貫 課 程 綱 要 (92.0.5 台 國 字 第 092006026 號 函 ) 二 95.05.24 台 國 ( 二 ) 字 第 0950075748B 號 令 修 正 第 伍 點 ( 學 習 領 域 ) 第 陸 點 ( 實 施 要 點 ) 三 教 部 97 年

More information

FM1935X智能非接触读写器芯片

FM1935X智能非接触读写器芯片 FM33A0xx MCU 2017. 05 2.0 1 (http://www.fmsh.com/) 2.0 2 ... 3 1... 4 1.1... 4 1.2... 4 1.3... 5 1.3.1... 5 1.3.2... 5 1.4... 8 1.4.1 LQFP100... 8 1.4.2 LQFP80... 9 1.4.3... 9 2... 15 2.1 LQFP100... 15

More information

SIMOCODE pro 3UF PCS SIMOCODE ES SIMOCODE pro 3UF UL22 38 PROFIBUS MCC Siemens LV

SIMOCODE pro 3UF PCS SIMOCODE ES SIMOCODE pro 3UF UL22 38 PROFIBUS MCC Siemens LV SIMOCODE pro 03.2009 SIRIUS Answers for industry. SIMOCODE pro 3UF7 2-2 - 4-4 - 7-9 - PCS 7 10 - SIMOCODE ES SIMOCODE pro 3UF7 11-18 - 21-22 - 30-35 - 36-37 3UL22 38 PROFIBUS MCC Siemens LV 1 2009 SIMOCODE

More information

HK1 r2A

HK1 r2A Page Title of schematic page Rev. ate 0 0 0 0 0 0 0 0 0 0 0 0 Page List lock iagram hange List SN /(HOST&PIE) SN /(R I/F) SN /(POWER) SN /(/Strap) PH /(MI/FI/VIEO) PH /(ST/RT/H/LP) PH /(PIE/US/LK/NV) PH

More information

Ps22Pdf

Ps22Pdf 1 1 3 3 6 7 7 8 9 10 10 12 ( VSR) 16 19 19 21 22 22 22 23 23 23 23 23 24 27 27 28 29 29 30 31 31 32 32 32 33 34 41 41 42 44 44 44 47 48 48 48 49 50 51 52 52 54 54 58 58 59 60 61 61 62 63 64 64 64 65 65

More information

G g G 44 m 45 g 9. 8 / v s t / 0000 = 3.6 / 3600 / / 36. s v t s s vt t v s s v s vt t t v / 3.6 / 5 / 5 3.6 / 90 / / / 36. 54 / 54 / 5 / 36. v048 / 048 / 3. 6 s t s 800 v 0 / t 90 s 8 d7.60 8 5 3.8

More information