RK I MP Port Pin name omain us name Pull-up voltage Slave evice Slave ddr (MS its) Note Slave us apability I0 GPIO_/SPI_RX/I0_S GPIO_0/SPI_TX/I0_SL PM

Size: px
Start display at page:

Download "RK I MP Port Pin name omain us name Pull-up voltage Slave evice Slave ddr (MS its) Note Slave us apability I0 GPIO_/SPI_RX/I0_S GPIO_0/SPI_TX/I0_SL PM"

Transcription

1 Modify note Version ate uthor hange Note pproved V00 00 hwq First edictor Modify note Firefly-RK reate ate: Monday, March, 0 Modify ate: Tuesday, January 0, 0.0 0

2 RK I MP Port Pin name omain us name Pull-up voltage Slave evice Slave ddr (MS its) Note Slave us apability I0 GPIO_/SPI_RX/I0_S GPIO_0/SPI_TX/I0_SL PMUIO VV0_IO I0_S_PMI I0_SL_PMI VV0 TT Rockchip RK0 0x,0X 0xb RT PMI I_S_PIE I_S_PIE VV_OE I GPIO_/I_S GPIO_/I_SL PIO VV_IO I_S_UIO I_SL_UIO I_S_M I_SL_M VV_OE L0 0xh udio codec VV_OE Omnivision OV0 0xc0,0x MIPI amera VV_OE SKEGX 0x VP amera Other pin function VV_OE I GPIO_0/VOP_0/IF_0/I_S GPIO_/VOP_/IF_/I_SL PIO VV_IO Other pin function VV_VP I GPIO_0/I_S/URT_RX GPIO_/I_SL/URT_TX PIO VV0_IO I_S_HMI I_SL_HMI V_V0 I_S_TYPE I_SL_TYPE V_V0 Fairchild FUS0 0x,0x US-Type Mux 00kHz,00KHz,MHz fast mode+ I GPIO_/I_S GPIO_/I_SL PMUIO VV0_IO I_S_TP I_SL_TP T_S T_SL V_V0 Silead GSL0 0x0 V_V0 T Touch panel Encryption Other pin function V_V0 I GPIO_/M_RXER/I_S GPIO_/M_LK/I_SL PIO VV_LN Other pin function VV_S I GPIO_/SPI_RX/IF_HREF/I_S GPIO_/SPI_TX/IF_LKIN/I_SL PIO VV_IO Other pin function VV_VP I GPIO_/VOP_/IF_/I_S GPIO_0/VOP_LK/IF_VSYN/I_SL PIO VV_IO Other pin function I GPIO_/I_S GPIO_/I_SL PMUIO VV0_IO Other pin function I Map Firefly-RK reate ate: Monday, March, 0 Modify ate: Tuesday, January 0, 0.0 0

3 RK Power omain Map Part Port omain Pin name in datasheet I/O type Power supply Power source Part PMUIO pmuio_gpio0ab.v only VV_PMUPLL RK0 VLO Part E PMUIO pmu0_gpioabcd.v(efault).0v V_V V_V0 RK0 VLO RK0 VLO Part I PIO gmac_gpioabc.v only VV_S RK0 VSW Part L PIO bt_gpioab.v(efault).0v VV_VP RK0 VLO Part G PIO wifi/bt_gpiocd.v only VV_S RK0 uck Part K PIO gpio0_gpiocd.v.0v(efault) V_V VV0_IO RK0 VLO RK0 VLO Part J PIO audio_gpiod_gpioa.v(efault).0v VV_OE RK0 VLO Part F SMM0 sdmmc_gpiob.v.0v(efault) V_SIO RK0 VLO Power omain Map Firefly-RK reate ate: Monday, March, 0 Modify ate: Tuesday, January 0, 0.0 0

4 RK Power Tree V_SYS LP/SY0 UK,PWM,<u shutdown VV_SYS EN always ON SY0 UK,PWM,<u shutdown V_0V VV_SYS V0V_PMUPLL V of PMU PLL S0/S/OFF <.m/0u/t u TT_.V/00m <u shutdown POWER SWITH WNM0 N-MOSFET.,mR@.V mr@.v V0V_S ON VV_SYS OFF PMI_SLEEP V0V_L V0V_EMM V of EP phy V of EMM TRL ORE LL T m/0u/t u <.m/0u/t u OV of SI amera TT_.V/00m <u shutdown PT0EE- LO.V/00m <u shutdown PT0EE- LO.V/00m <u shutdown V_EFUSE EFUSE_VQPS_EN_H VV_S VV_L VV_ VV_PIE VV_IO VV_US VV_US V of EFUSE V of HMI phy V of SR V of PIE phy V of PLL V of US.0 phy V of TYPE phy User/OFF/OFF <m/0.u/0u V of SI amera onnector PMI RK0 VSW,00mohm T u shutdown VV_S VV_US VV_US VV_RGMII VV_IO VV_EMM V of US.0 phy V of US TYPE phy V/V of ethernet phy VIO of PIO ORE V of EMM FLSH S0/S/OFF S0/S/OFF S0/S/OFF S0/S/OFF S0/S/OFF T m/0.m/t u PMI RK0 VSW,00mohm T u shutdown VV_S0 SY0 UK,PWM,<u shutdown V_LOG VV_SYS V of SO Logic S0/S/OFF <00m/m/0u PMI RK0 UK V_ENTER,0.-.V V of SO center T u shutdown dapter V _V TPS00 UK V/,Vin=-V V_SYS V PMI RK0 UK,.-.V T u shutdown V_V MPS VV_G UK.V/,Vin=.-V SY UK PIE_V.V/,Vin=.-V G/G Module PIE Interface evice POWER SWITH WNM0 N-MOSFET.,mR@.V mr@.v TT0 LO J/00m 0.u shutdown VV_S ON VV_SYS OFF PMI_SLEEP V0V_S VV_S VV_L V of EP/MIPI TX phy VV_EMM V of EMM RTL VV_EMM VQ of EMM FLSH IO VV_IO_ VPST of PIO VV_IO_ V of PIO VV_WIFI VIO of WIFI+T module VV_US V of US TYPE phy VV_US V of US.0 phy V0V_L V of HMI phy V0V_PIE V of PIE phy V0V_R V of R PLL V0V_PMUPLL V of PMU PLL S0/S/OFF <.m/0u/t u m??/t u/t u m/0u/t u <0.m/<.m/T u POWER SWITH WNM0 P-MOSFET.,mR@.V mr@.v FN_V V of FN PMI RK0 LO 0m,0.-.V T u shutdown PMI RK0 UK.,.0-.V T u shutdown V_V V_R VPST of PIO/PMUIO V of R TRL V/V of xbit R S0/S/OFF S0/S/OFF <0m/<.m/T u onnector POWER SWITH WNM0 N-MOSFET.,mR@.V mr@.v V_R ON VV_SYS OFF PMI_SLEEP VQ of xbit R <m/0u/t u PMI RK0 UK,0.-.V T u shutdown V_PU_L V of Quard- <00m/T m/t u PMI RK0 UK,0.-.V T u shutdown PMI RK0 LO 00m,.-.V T u shutdown V_PU_ V_V0 V of ual- VV0_RK0_IO V of RK0_IO VV0_onector V of other VV0_IO V of PIO/PMUIO <00m/T m/t u RT0-0 LO.0V/00m <u shutdown VV0_S VV_SYS S/TF ard T m/0u/t u PMI RK0 LO 0m,.-.V T u shutdown V_SIO VIO of SMM0 PMI RK0 LO 00m,0.-.V T u shutdown VV_OE VIO/VPST of PIO VIO of OE S0/S/OFF S0/S/OFF <.m/0u/t u T m/0u/t u PMI RK0 LO VV_VP 0m,.-.V V/VIO of VP amera <.m/0u/t u T u shutdown onnectoe power amplifier US HU SY0 Switch SY0 Switch SY0 Switch SY0 Switch.V/00m <u shutdown TT-.V/00m <u shutdown TT- PMI RK0 LO 0m,.-.V T u shutdown PMI RK0 LO 00m,0.-.V T u shutdown VV_VP VV_PMUPLL OV of VP amera V/VPST of PIO V of PMUIO V of PMU S0/S/OFF S0/S/OFF <00m??/T m/t u VV0_TYPE0_EN VUS_TYPE VV0_HOST_EN VV0_HOST VV0_HOST_EN VV0_HOST VV0_HOST_EN VV0_HOST0 F_ V_MIPI PMI RK0 LO 00m,.-.V T u shutdown SYR UK T u shutdown VV0_OE V_GPU V of odec V of Mali T0MP <.m/<m/t u VUS US TYPE port VUS US HOST port VUS US HOST port VUS US HOST0 port FV of SI amera V of SI amera SYR UK T u shutdown PT0EE-.V/00m <u shutdown RT TT V V_PU_ MU_V V of ual- V of MU V_RT POWER SWITH WNM VPP_OTP P-MOSFET.,mR@.V mr@.v V of TT, RK0'S RT unit Power Tree Firefly-RK.0 reate ate: Monday, March, 0 Modify ate: Tuesday, January 0, 0 0

5 lock iagram HMI isplay PNEL TT I0 HMI ep MIPI TX I0 SPIF Opt OTP Reset Over- Temperature Protection IR IN POWER Manage SYSTEM POWER PIE PIE evice V/.KHz K LKIN &RESET IN URT URT EUG.KHz WIFI/T OS M SIO0 URT0 RK Type- US HOST Type- US HU US HOST MER MIPI RX &VP I US HOST0 G/G Module UIO OE IS I SMM0 TF ard GPIO HSI GM emm R0 R I I Touch Panel onnector RGMII PHY emm Flash R R PIE evice lock iagram Firefly-RK reate ate: Friday, June, 0 Modify ate: Tuesday, January 0, 0.0 0

6 RK Power V_PU_L V_PU_ V_GPU V_LOG V_ENTER V_GPU V_PU_L V_LOG V_PU_ V_ENTER V_GPU_F V_PU F reate ate: Modify ate: RK Power RK Power RK Power RK Power Firefly-RK Firefly-RK Firefly-RK Firefly-RK Monday, March, 0 Tuesday, January 0, reate ate: Modify ate: RK Power RK Power RK Power RK Power Firefly-RK Firefly-RK Firefly-RK Firefly-RK Monday, March, 0 Tuesday, January 0, reate ate: Modify ate: RK Power RK Power RK Power RK Power Firefly-RK Firefly-RK Firefly-RK Firefly-RK Monday, March, 0 Tuesday, January 0, nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 uf.v 0 uf.v 00 uf.v 00 uf.v 00 0uF 00 V 00 0uF 00 V uf _V uf _V 00 0uF 00 V 00 0uF 00 V 0 00nF 00 0V 0 00nF 00 0V 0 uf.v 0 uf.v 0 uf 00 0V 0 uf 00 0V 00 00nF 00 0V 00 00nF 00 0V 0 nf 00 V 0 nf 00 V 00 0uF 00 V 00 0uF 00 V 0.uF 00 _V 0.uF 00 _V 0 00nF 00 0V 0 00nF 00 0V 00 uf.v 00 uf.v UW RK UW RK IGPU_V_ M IGPU_V_ M IGPU_V_ L IGPU_V_ N IGPU_V_0 N0 IGPU_V_ L IGPU_V_OM N LITPU_V_ P0 LITPU_V_ R LITPU_V_ R0 LITPU_V_ P LITPU_V_ T LITPU_V_ T0 LITPU_V_ R ENTERLOGI_V_ M ENTERLOGI_V_ M ENTERLOGI_V_ M ENTERLOGI_V_ M ENTERLOGI_V_ M ENTERLOGI_V_ N ENTERLOGI_V_ N ENTERLOGI_V_ P ENTERLOGI_V_ P ENTERLOGI_V_0 P GPU_V_ W GPU_V_ W GPU_V_ W GPU_V_ V GPU_V_ V GPU_V_ V GPU_V_ U GPU_V_ R GPU_V_ R GPU_V_0 T GPU_V_ T GPU_V_ T GPU_V_ R GPU_V_ T GPU_V_ V GPU_V_ V GPU_V_ V GPU_V_ W GPU_V_ W GPU_V_0 W0 GPU_V_OM T IGPU_V_ L IGPU_V_ L IGPU_V_ M IGPU_V_ M IGPU_V_ M0 LOGI_V_ V LOGI_V_ V LOGI_V_ V0 LOGI_V_ V LOGI_V_ V LOGI_V_ W0 LOGI_V_ U LOGI_V_ U LOGI_V_ M LOGI_V_0 L LOGI_V_ T LOGI_V_ U0 IGPU_V_ K IGPU_V_ K 00 nf 00 V 00 nf 00 V 0 nf 00 V 0 nf 00 V 0 uf 00 0V 0 uf 00 0V 0 uf.v 0 uf.v 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 uf.v 0 uf.v uf _V uf _V 0 00nF 00 0V 0 00nF 00 0V 00 0uF 00 V 00 0uF 00 V 0 00nF 00 0V 0 00nF 00 0V 0 uf 00 0V 0 uf 00 0V 0.uF 00 _V 0.uF 00 _V 0 uf.v 0 uf.v 0 uf.v 0 uf.v 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 00 00nF 00 0V 00 00nF 00 0V 0 uf.v 0 uf.v 000 0uF 00 V 000 0uF 00 V 0 uf.v 0 uf.v 0 00nF 00 0V 0 00nF 00 0V 0 0uF 00 V 0 0uF 00 V 00 nf 00 V 00 nf 00 V 0 00nF 00 0V 0 00nF 00 0V UX RK UX RK VSS_ Y VSS_ F VSS_ F VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ 0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ E VSS_ E VSS_ E VSS_ E VSS_ E VSS_ VSS_ F VSS_ F VSS_ G VSS_0 H VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ W VSS_ J VSS_ U VSS_0 V VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ F VSS_ Y VSS_ VSS_0 F0 VSS_ VSS_ VSS_ 0 VSS_ E VSS_ Y0 VSS_ VSS_ VSS_ VSS_ 0 VSS_0 F VSS_ G VSS_ J VSS_ L VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ 0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ E VSS_0 E VSS_ E VSS_ E VSS_ E VSS_ E VSS_ E VSS_ E VSS_ E VSS_ F VSS_ F VSS_0 F VSS_ F0 VSS_ F VSS_ G VSS_ G VSS_ G VSS_ G VSS_ H VSS_ H VSS_ H0 VSS_0 H VSS_ H VSS_ H VSS_ H VSS_ H VSS_ H VSS_ H VSS_ H VSS_ J VSS_ J VSS_0 J VSS_ J VSS_ J VSS_ J0 VSS_ K VSS_ K VSS_ K0 VSS_ K VSS_ K VSS_ K VSS_0 K VSS_ W VSS_ K0 VSS_ N VSS_ K VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_0 L VSS_ L VSS_ L VSS_ L VSS_ N VSS_ Y VSS_ L0 VSS_ L VSS_ N VSS_ L VSS_00 M VSS_0 M VSS_0 M0 VSS_0 M VSS_0 M VSS_0 N VSS_0 P VSS_0 P VSS_0 N VSS_0 N VSS_0 N VSS_ N VSS_ P VSS_ P VSS_ P VSS_ P VSS_ P0 VSS_ P VSS_ Y VSS_ P VSS_0 R VSS_ P VSS_ T VSS_ R VSS_ R VSS_ R VSS_ U VSS_ U VSS_ W VSS_ R VSS_0 R VSS_ R VSS_ VSS_ R VSS_ T VSS_ T0 VSS_ Y VSS_ U VSS_ T VSS_ T VSS_0 VSS_ U VSS_ U VSS_ U VSS_ U VSS_ VSS_ U VSS_ U VSS_ V VSS_ U VSS_0 U VSS_ V VSS_ V VSS_ V VSS_ V0 VSS_ Y VSS_ Y VSS_ Y VSS_ W VSS_ W VSS_0 W0 VSS_ W VSS_ W VSS_ VSS_ Y VSS_ R VSS_ Y VSS_ W VSS_ T VSS_ VSS_ VSS_ VSS_ 0 VSS_ VSS_ J VSS_0 Y0 VSS_ W VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ L VSS_0 J0 0 00nF 00 0V 0 00nF 00 0V 0 uf.v 0 uf.v 0 uf.v 0 uf.v 0 uf.v 0 uf.v 0 00nF 00 0V 0 00nF 00 0V uf _V uf _V 00 uf.v 00 uf.v 00 0uF 00 V 00 0uF 00 V 00 00nF 00 0V 00 00nF 00 0V 0 uf 00 0V 0 uf 00 0V 0 nf 00 V 0 nf 00 V 0 00nF 00 0V 0 00nF 00 0V uf _V uf _V 00 uf 00 0V 00 uf 00 0V

7 RK PMU ontroler 00nF 00 0V, RESET_L pf 00 0G 0V Y R MHz XIN R RY_R0XR0X0R0 R00 XOUT pf 00 0G 0V V0V_S VV_S V_EFUSE U.V Only T0 npor_u GPIO0_0/TEST_LKOUT0/LKK_IN_u GPIO0_/RIO_PWROFF/TP EN_u GPIO0_/WIFI_MHz_d Y GPIO0_/SIO0_WRPT_d XIN_OS GPIO0_/SIO0_INTn_d GPIO0_/EMM_PWRON_u R GPIO0_/PWM_IR_d M GPIO0_/SMM0_ET_u R00 GPIO0_0/SMM0_WRPT/TEST_LKOUT_u Y0 GPIO0_/PMUIO_VOLSEL_d XOUT_OS GPIO0 d GPIO0 d GPIO0_/TP_VUS_IS_d Y GPIO0_/TP_VUS_FIS/TP_VUS_SOURE_d VSS_ R PLL_V_0V PMUIO_V_V P PLL_V_V P PLL_VSS PMU_V_0V EFUSE_VQPS PMU_V_V N 00 R 0R R PHY_PME_.V U R00 RT_LKO_SO N G_PWR_EN V WIFI_HOST_WKE_L T_HOST_WKE_L V PWR_KEY_L P IR_INT V VV_PMUPLL SMM0_ET_L 0 U V0 W U0 V P R T U TP_RST_.V VV_PMUPLL V_0V VV_PMUPLL MIPI_RST T_REG_ON_H WIFI_REG_ON_H EFUSE_VQPS_EN_H 0 IY_LE R 0K R00 PHY_PME_.V V_LN Q WNM0-/TR SOT R0 N/0K R00 PHY_PME PHY_PME RK VV_PMUPLL V_V0 V0V_S VV_S V_EFUSE VV_PMUPLL V_0V 0 00nF 00 0V uf 00 0V 00nF 00 0V R K R00 00nF 00 0V 00nF 00 0V R 0K R00 TP_RST_.V R 0K R00 TP_RST TP_RST,0 T_REG_ON_H R R N R00 N R00 VV_PMUPLL Q WNM0-/TR SOT R N/0R R00 RK PMU ontroler Firefly-RK reate ate: Monday, March, 0 Modify ate: Wednesday, February 0, 0.0 0

8 RK R ontroler U U R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_0 R_ R_M0 R_M R_M R_M R_QS0P R_QS0M R_QSP R_QSM R_QSP R_QSM R_QSP R_QSM TP00 TP0 TP0 TP0 R_T0 R_T R_PLL_TESTOUT_P F R_PLL_TESTOUT_N G 0 0 E E E0 E 0 F G G R_Q0 R_0 R_Q R_ R_Q R_ R_Q R_ R_Q R_ R_Q R_ R_Q R_ R_Q R_ R_Q R_ R_Q R_ R_Q0 R_0 R_Q R_ R_Q R_ R_Q R_ R_Q R_ R_Q R_ R_Q R_Q R_LK0P R_Q R_LK0N R_Q R_LKP R_Q0 R_LKN R_Q R_Q R_KE0 R_Q R_KE R_Q R_Q R_Sn0 R_Q R_Sn R_Q R_Sn R_Q R_Sn R_Q R_Q0 R_0 R_Q R_ R_ R_M0 R_OT0 R_M R_OT R_M R_M R_Sn R_RSn R_WEn R_QS0P R_QS0N R_RESET R_QSP R_QSN R_QSP RPLL_V_0V R_QSN R_LK_V R_QSP R_QSN R_V_ R_V_ R_V_ R_T0 R_V_ R_T R_V_ R_V_ R_V_ R_PLL_TESTOUT_P R_V_ R_PLL_TESTOUT_N R_V_ R_V_0 R_V_ R_PZQ R_V_ 0 0 G E E E F F E F F G H G J J J J J J J J K K K K R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_0 R_ R_ R_ R_ R_ R_LK R_LKN R_KE0 R_KE R_S0N R_SN R_0 R_ R_ R0_0 R0_ R0_ R0_ R0_ R0_ R0_ R0_ R0_ R0_ R0_0 R0_ R0_ R0_ R0_ R0_ R0_ R0_ R0_ R0_ R0_0 R0_ R0_ R0_ R0_ R0_ R0_ R0_ R0_ R0_ R0_0 R0_ R0_Q0 R0_Q R0_Q Y R0_Q Y R0_Q W R0_Q W R0_Q F R0_Q E R0_Q F R0_Q R0_Q0 E R0_Q R0_Q R0_Q R0_Q V R0_Q V R0_Q U R0_Q U R0_Q T R0_Q T R0_Q0 R R0_Q R R0_Q P R0_Q P R0_Q N R0_Q M R0_Q N R0_Q L R0_Q M R0_Q L R0_Q0 R0_Q F R0_0 F R0_ G R0_ G R0_ H R0_ H R0_ J R0_ J R0_ K R0_ K R0_ R0_0 E R0_ R0_ R0_ R0_ H R0_ R0_LK0P H R0_LK0N J R0_LKP H R0_LKN J E R0_KE0 F R0_KE M R0_Sn0 R0_Sn M R0_Sn R0_Sn R0_0 F R0_ M R0_ R0_0 R0_ R0_ R0_ R0_ R0_ R0_ R0_ R0_ R0_ R0_0 R0_ R0_ R0_ R0_ R0_ R0_LK R0_LKN R0_KE0 R0_KE R0_S0N R0_SN R0_0 R0_ R0_ R_OT0 R0_M0 Y L R0_OT0 R_OT R0_M R0_M0 R0_OT0 L R0_OT R0_M U R0_M R0_OT R_SN R0_M P R0_M H R0_M R0_Sn R0_SN R_RSN F R0_RSn R0_RSN R_WEN G R0_WEN R0_QS0P Y R0_WEn R_RST R0_QS0M R0_QS0P R0_RST R0_QSP R0_QS0N R0_RESET L R0_QSM R0_QSP V0V_RPLL R0_QSP U R0_QSN R0_QSP V0V_R0PLL V_R_LK R0_QSM V R0PLL_V_0V R R0_QSN V_R0_LK R0_QSP P R0_LK_V M R0_QSP V_R R0_QSM R L R0_QSN R0_V_ V_R L0 R0_V_ M TP0 R0_T0 U R0_V_ N TP0 R0_T U R0_T0 R0_V_ N0 R0_T R0_V_ P R0_V_ R TP0 R0_PLL_TESTOUT_PV R0_V_ R0 TP0 R0_PLL_TESTOUT_NV R0_PLL_TESTOUT_P R0_V_ T R0_PLL_TESTOUT_N R0_V_ U R0_V_0 U0 R R0_V_ V R0_PZQ R0_V_ R00 0R/% R00 % RK R0 0R/% R00 % RK R FILTER V_R V_R 00 uf.v 0 0uF 00 V 0 uf 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V 0 uf.v 0 0uF 00 V uf 00 0V 00nF 00 0V 00nF 00 0V 00nF 00 0V 00nF 00 0V 00nF 00 0V 00nF 00 0V V0V_S R0 V0V_R0PLL 0R/% R00 uf 00nF V 0V V0V_S R0 V0V_RPLL 0R/% R00 0 % uf 00nF V 0V V_R R0 0R/% R00 % uf 00 0V V_R0_LK 00nF 00 0V V_R R0 0R/% R00 % uf 00 0V V_R_LK 00nF 00 0V RK R ontroler Firefly-RK.0 reate ate: Monday, March, 0 Modify ate: Tuesday, January 0, 0 0

9 emm UH EMM_0 EMM_ EMM_ EMM_ EMM_ EMM_ EMM_ EMM_ EMM_LK EMM_M EMM_STR EMM_LIO EMM_TP EMM_ORELL_0V EMM_V_V J J J0 J J J L K0 L J K L L0 L K R R00 % 0K/% EMM_TP V0V_S VV_S EMM_0 EMM_ EMM_ EMM_ EMM_ EMM_ EMM_ EMM_ EMM_LKO EMM_M EMM_STR TP0 V0V_S 00nF 00 0V VV_S 00nF 00 0V VV_S R 0K R00 R 0K R00 R 0K R00 R 0K R00 R 0K R00 R 0K R00 R0 0K R00 R 0K R00 R 0K R00 R K R00 EMM_STR EMM_0 EMM_ EMM_ EMM_ EMM_ EMM_ EMM_ EMM_ EMM_M RK SIO0 UF GPIO_0/SMM0_0/URT_RX_u GPIO_/SMM0_/URT_TX_u GPIO_/SMM0_/PJTG_TK_u GPIO_/SMM0_/PJTG_TMS_u GPIO_/SMM0_LKOUT/MUJTG_TK_d GPIO_/SMM0_M/MUJTG_TMS_u Y Y Y U V V SMM0_0 SMM0_ SMM0_ SMM0_ SMM0_LK SMM0_M SMM0_VPST SMM0_ SMM0_ SMM0_M SMM0_LK SMM0_0 SMM0_ SMM0_ 0 SMM0_ 0 SMM0_M 0 SMM0_LK 0 SMM0_0 0 SMM0_ 0 RK SMM0_VPST SMM0_V U T 内内内内内内 V_SIO 00nF 00 0V 00nF 00 0V RK Flash/SMM ontroler Firefly-RK reate ate: Monday, March, 0 Modify ate: Tuesday, January 0, 0.0 0

10 RK USI ontroler UU USI_STROE USI_T J0 J TP TP USI_V_0V USI_V_V TP TP RK RK US ontroler U US UT RK HOST0_P HOST0_M TYPE0_P TYPE0_M TYPE0_I TYPE0_UVUSET US0_RIS US PHY0 HOST_P HOST_M TYPE_P TYPE_M TYPE_I TYPE_UVUSET US_RIS US PHY US_V_0V US_V_V US_V_V 0 G H L0 K0 0 G H E K 0 V U Y TYPE0_I R R/% R00 % R R/% R00 % V0V_S VV_S VV_S HOST0_P HOST0_M OTG TYPE0_P TYPE0_M TP TYPE0_UVUSET HOST_P HOST_M US_P US_M TYPE0_TXP L TYPE0_TXM K TYPE0_RXP K TYPE0_RXM L TYPE0_TXP L TYPE0_TXM K TYPE0_RXP K TYPE0_RXM L TYPE0_RLKP E TYPE0_RLKM H TYPE0_ H0 TYPE0_ TYPE0_UXP K0 TYPE0_UXM L0 TYPE0_UXP_P_PU H TYPE0_UXM_PU_P G TYPE0_UVUSET TYPE0_UVUSET R R/% R00 % TYPE0_REXT G R R/% R00 % TYPE0_REXT_ G0 TYPE0_V_0V_ Y TYPE0_V_0V_ Y TYPE0_V_V TYPE0_V_V V0V_S VV_S VV_S TYPE0_TXP TYPE0_TXN TYPE0_RXP TYPE0_RXN TYPE0_TXP TYPE0_TXN TYPE0_RXP TYPE0_RXN TYPE0_SU TYPE0_SU TYPE0_SU_ TYPE0_SU_ TP TYPE_TXP TYPE_TXM TYPE_RXP TYPE_RXM TYPE_TXP TYPE_TXM TYPE_RXP TYPE_RXM TYPE_RLKP TYPE_RLKM TYPE_ TYPE_ TYPE_UXP TYPE_UXM TYPE_UXP_P_PU TYPE_UXM_PU_P TYPE_UVUSET TYPE_REXT TYPE_REXT_ TYPE_V_0V_ TYPE_V_0V_ TYPE_V_V TYPE_V_V L K K L L K K L E0 0 H F K L E F E G Y Y TYPE_UVUSET R R/% R00 % R R/% R00 % V0V_S VV_S VV_S US_SSTXP US_SSTXN US_SSRXP US_SSRXN TP V0V_S VV_S VV_S RK V0V_S VV_S VV_S RK 00nF 00 0V 00nF 00 0V 00nF 00 0V 00nF 00 0V 00 00nF 00 0V 0 00nF 00 0V V0V_S VV_S VV_S 0 00nF 00 0V 0 00nF 00 0V 0 00nF 00 0V RK US/USI ontroler Firefly-RK.0 reate ate: Monday, March, 0 0 Modify ate: Tuesday, January 0, 0 0

11 RK SR UV E E RK _IN0 _IN _IN _IN _IN _V G H G G H VV_S VV_S 0 00nF 00 0V _IN0 0 REOVER _IN 0 FN_INT HP_ET _IN0 _IN R0 0K/% R00 R 0K/% R00 VV_S VV_S HP_ET R 00K R00 R 00K R00 00nF 00 0V 0 VV_S R FN_INT K R00 R 00K R00 R 0R R00 0uF 0V VV_S RK PIE UO RK PIE_TX0_P PIE_TX0_N PIE_RX0_P PIE_RX0_N PIE_TX_P PIE_TX_N PIE_RX_P PIE_RX_N PIE_TX_P PIE_TX_N PIE_RX_P PIE_RX_N PIE_TX_P PIE_TX_N PIE_RX_P PIE_RX_N PIE_RLK_00M_P PIE_RLK_00M_N PIE_V_0V PIE_V_V E0 E F0 F G0 G H0 H F F 0 W Y V0V_S VV_S PIE_TX0P PIE_TX0N PIE_RX0_P PIE_RX0_N PIE_TXP PIE_TXN PIE_RX_P PIE_RX_N PIE_TXP PIE_TXN PIE_RX_P PIE_RX_N PIE_TXP PIE_TXN PIE_RX_P PIE_RX_N PIE_REF_LKP PIE_REF_LKN V0V_S 0 uf 00 0V VV_S 0 uf 00 0V RK SR/PIE Firefly-RK reate ate: Monday, March, 0 Modify ate: Tuesday, January 0, 0.0 0

12 RK VP UL GPIO_0/VOP_0/IF_0/I_S_u GPIO_/VOP_/IF_/I_SL_u GPIO_/VOP_/IF d GPIO_/VOP_/IF d GPIO_/VOP_/IF d GPIO_/VOP_/IF d GPIO_/VOP_/IF d GPIO_/VOP_/IF_/I_S_u GPIO_0/VOP_LK/IF_VSYN/I_SL_u GPIO_/SPI_RX/IF_HREF/I_S_u GPIO_/SPI_TX/IF_LKIN/I_SL_u GPIO_/SPI_LK/VOP_EN/IF_LKOUT_u GPIO_/SPI_Sn0_u PIO_VPST PIO_V RK G H H0 F H F H G0 H F0 H H F J K GPIO_/IF_LKO 00nF 00 0V R R 00nF 00 0V GPIO_0/IF_0 GPIO_/IF_ GPIO_/IF_ GPIO_/IF_ GPIO_/IF_ GPIO_/IF_ GPIO_/IF_ GPIO_/IF_ GPIO_0/IF_VSYN GPIO_/IF_HREF GPIO_/IF_LKI GPIO_/VP_PN0_H 0R R00 0R R00 VV_VP VV_VP GPIO_/IF_LKO GPIO_/IF_LKO R R R00 IF_LKOUT 0 pf 00 0G 0V R R R00 MIPI_MLK0 0 pf 00 0G 0V IF_LKOUT MIPI_MLK0 func func func GPIO_0/IF_0 GPIO_/IF_ I_S I_SL GPIO_/IF_ I_S GPIO_0/IF_VSYN I_SL GPIO_/IF_HREF SPI_RX I_S GPIO_/IF_LKI SPI_TX I_SL GPIO_/IF_LKO SPI_LK GPIO_/VP_PN0_H SPI_SN RK SI UR UP MIPI_RX0_0P MIPI_RX0_0N MIPI_RX0_P MIPI_RX0_N MIPI_RX0_LKP MIPI_RX0_LKN MIPI_RX0_P MIPI_RX0_N MIPI_RX0_P MIPI_RX0_N MIPI_RX0_REXT K L K L K L K L K L F MIPI_RX0_0P MIPI_RX0_0N MIPI_RX0_P MIPI_RX0_N MIPI_RX0_LKP MIPI_RX0_LKN MIPI_RX0_P MIPI_RX0_N MIPI_TX/RX_0P MIPI_TX/RX_0N MIPI_TX/RX_P MIPI_TX/RX_N MIPI_TX/RX_LKP MIPI_TX/RX_LKN MIPI_TX/RX_P MIPI_TX/RX_N MIPI_TX/RX_0P MIPI_TX/RX_0N MIPI_TX/RX_P MIPI_TX/RX_N MIPI_TX/RX_LKP MIPI_TX/RX_LKN MIPI_TX/RX_P MIPI_TX/RX_N MIPI_RX0_P MIPI_TX/RX_P K0 MIPI_TX/RX_P MIPI_RX0_N MIPI_TX/RX_N L0 MIPI_TX/RX_N R.0K/% R00 R.0K/% R00 MIPI_TX/RX_REXT F % % K L K L K L K L MIPI_RX0_V_V VV_S MIPI_TX/RX_V_V 0 VV_S RK VV_S RK VV_S 00nF 00 0V 00nF 00 0V RK amera Interface Firefly-RK reate ate: Monday, March, 0 Modify ate: Tuesday, January 0, 0.0 0

13 HMI Interface ep Interface UN UM Placed close to the transmitter side RK HMI_TX0P HMI_TX0N HMI_TXP HMI_TXN HMI_TXP HMI_TXN HMI_TP HMI_TN HMI_HP HMI_REXT HMI_V_0V_ HMI_V_0V_ HMI_V_V K L K L K L K L E F 00nF 00 0V MIPI Interface HMI_TX0P HMI_TX0N HMI_TXP HMI_TXN HMI_TXP HMI_TXN HMI_TXP HMI_TXN HMI_HP R K R00 R0.K/% R00 % VV_S.uF 00 0V 00nF 00 0V ZTV SO_ PORT_HP V0V_S.uF 00 0V EP_TX0P EP_TX0N EP_TXP EP_TXN EP_TXP EP_TXN EP_TXP EP_TXN EP_UXP EP_UXN EP TP EP_LKM_IN EP_REXT EP_V_0V EP_V_V_ EP_V_V_ EP_VSS_ EP_VSS_ EP_VSS_ EP_VSS_ EP_VSS_ EP_VSS_ G0 H G H0 J J0 H J EPTX0P EPTX0N EPTXP EPTXN EPTXP EPTXN EPTXP EPTXN 0 TP TP EP_UXP 0 EP_UXN 0 VV_S 00nF 00 0V 00nF 00 0V 00nF 00 0V 00nF 00 0V 00nF 00 0V 00nF 00 0V 00nF 00 0V 00nF 00 0V R.0K/% R00 % 00nF 00 0V 00nF 00 0V V0V_S EP_TX0P 0 EP_TX0N 0 EP_TXP 0 EP_TXN 0 EP_TXP 0 EP_TXN 0 EP_TXP 0 EP_TXN 0 UQ RK MIPI_TX0_0P MIPI_TX0_0N MIPI_TX0_P MIPI_TX0_N MIPI_TX0_LKP MIPI_TX0_LKN MIPI_TX0_P MIPI_TX0_N MIPI_TX0_P MIPI_TX0_N MIPI_TX0_REXT G H G H G H G H G H F R.0K/% R00 % MIPI_TX0_0P MIPI_TX0_0N MIPI_TX0_P MIPI_TX0_N MIPI_TX0_LKP MIPI_TX0_LKN MIPI_TX0_P MIPI_TX0_N MIPI_TX0_P MIPI_TX0_N RK MIPI_TX0_V_V VV_S 00nF 00 0V RK isplay Interface Firefly-RK reate ate: Monday, March, 0 Modify ate: Tuesday, January 0, 0.0 0

14 UI.V Only UE GPIO_0/M_TX/SPI_RX_d GPIO_/M_TX/SPI_TX_d GPIO_/M_RX/SPI_LK_u GPIO_/M_RX/SPI_Sn0_u GPIO_/M_TX0/SPI0_RX_d GPIO_/M_TX/SPI0_TX_d GPIO_/M_RX0/SPI0_LK_u GPIO_/M_RX/SPI0_Sn0_u GPIO_0/M_M/SPI0_Sn_u GPIO_/M_RXV_d GPIO_/M_RXER/I_S_u GPIO_/M_LK/I_SL_u GPIO_/M_TXEN/URT_RX_u GPIO_/M_MIO/URT_TX_u GPIO_/M_RXLK/URT_RX_u GPIO_/M_RS/IF_LKOUT/URT_TX_u GPIO_0/M_OL/URT_TSn/SPIF_TX_u GPIO_/M_TXLK/URT_RTSn_u PIO_VPST PIO_V F H E0 E G E F E F G H G F E J J M_TX R R R00 M_TX R R R00 M_RX M_RX M_TX0 R R R00 M_TX R R R00 M_RX0 M_RX M_M M_RXV M_RXER R 0R R00 M_TXEN R R R00 M_MIO M_RXLK PHY_RST SPIF_TX M_TXLK R0 R R00 VV_S VV_S N 00 PHY_TX PHY_TX PHY_TX0 PHY_TX PHY_INT M_LK PHY_TXEN PHY_TXLK GPIO_0/ISP0_SHUTTER_EN/ISP_SHUTTER_EN/TP_VUS_SINK_EN_d GPIO_/ISP0_SHUTTER_TRIG/ISP_SHUTTER_TRIG/TP_0_VONN_EN_d GPIO_/ISP0_FLSHTRIGIN/ISP_FLSHTRIGIN/TP VONN_EN_d GPIO_/ISP0_FLSHTRIGOUT/ISP_FLSHTRIGOUT_d GPIO_/ISP0_PRELIGHT_TRIG/ISP_PRELIGHT_TRIG_d GPIO_/P_PWROFF_d GPIO_/TS_INT_z GPIO_/SPI_RX/URT_RX_u GPIO_0/SPI_TX/URT_TX_u GPIO_/SPI_LK/PMU_JTG_TK_u GPIO_/SPI_Sn0/PMU_JTG_TMS_u GPIO_/I_S_u GPIO_/I_SL_u GPIO d GPIO_/PWM_IR_d GPIO_/SPI_RX/I0_S_u GPIO_0/SPI_TX/I0_SL_u GPIO_/SPI_LK_d GPIO_/SPI_Sn0_u GPIO_/PWM_d GPIO_/I_S_u GPIO_/I_SL_u GPIO_/TP_VUS_SOURE0_d GPIO_/TP_VUS_SOURE_d R T R R R R0 P P R P P P P0 M M M N0 M N M M M0 L M VV0_HOST_EN, L_EN,,0 HG INT_L VV0_TYPE0_EN L_EN,0 OTP_OUT_H PMI_SLEEP_H SPI_RX/GPIO U 0 SPI_TX/GPIO_0_U 0 SPI_LK/GPIO U 0 SPI_Sn0/GPIO U 0 I_S 0 I_SL 0 PWR_HOL GPU_SLEEP_H I0_S_PMI I0_SL_PMI PIE_PWR_EN PU SLEEP_H LOG_VS_PWM TP_INT 0 PMI_INT_L IF_PWR VP_PWR RK VV_S VV_S 00nF 00 0V 00nF 00 0V PHY_TX0 PHY_TX PHY_TX PHY_TX M_MIO R R R R R K R00 K R00 K R00 K R00 K R00 V_LN RK GPIO_0/TP_VUS_SOURE_d FTJTG_TMS_u FTJTG_TRSTn_d PMUIO_VPST PMUIO_V L PU_ET N V_V P V_V0 I_S V_V V_V0 R 0R R00 I_S_TP,0 UG.V Only GPIO_0/URT0_RX_u GPIO_/URT0_TX_u GPIO_/URT0_TSn_u GPIO_/URT0_RTSn_u GPIO_/SIO0_0/SPI_RX_u GPIO_/SIO0_/SPI_TX_u GPIO_/SIO0_/SPI_LK_u GPIO_/SIO0_/SPI_Sn0_u GPIO_0/SIO0_M_u GPIO_/SIO0_LKOUT/TEST_LKOUT_u GPIO_/SIO0_ETN/PIE_LKREQn_u GPIO_/SIO0_PWREN_d GPIO_/SIO0_KPWR_d PIO_V_V E H G L K G E H F L F V_V URT0_RX URT0_TX URT0_TS URT0_RTS SIO0_0 SIO0_ SIO0_ SIO0_ V_V SIO0_M SIO0_LK T_WKE_L WORK_LE GPIO /VP_PN 00nF 00 0V.V Only VPST=VIO=.V.V Only other VPST=.V,VIO=.V.0V mode:vpst=.v,vio=.0v.v mode:vpst=.v,vio=.v 00nF 00 0V 00nF 00 0V I_SL I_S I_SL I0_S_PMI I0_SL_PMI I_S I_SL R 0R R00 R 0R R00 R 0R R00 R0.K R00 R.K R00 R.K R00 R.K R00 V_V0 V_V0 I_SL_TP,0 I_S_TYPE I_SL_TYPE RK UK UJ GPIO_0/IS0_SLK_d GPIO_/IS0_LRK_RX_d GPIO_/IS0_LRK_TX_d GPIO_/IS0_SI0_d GPIO_/IS0_SISO_d GPIO_/IS0_SISO_d GPIO_/IS0_SISO_d GPIO_/IS0_SO0_d GPIO_0/IS_LK_d GPIO_/I_S_u GPIO_/I_SL_u GPIO_/IS_SLK_d GPIO_/IS_LRK_RX_d GPIO_/IS_LRK_TX_d GPIO_/IS_SI0_d GPIO_/IS_SO0_d G F J Y E H H G Y F J IS0_SLK 0 IS0_LRK_RX 0 IS0_LRK_TX 0 IS0_SI0 0 IS0_SO 0 IS0_SO 0 IS0_SO 0 IS0_SO0 0 IS_LK,0 I_S 0 I_SL 0 IS_SLK IS_LRK_RX IS_LRK_TX IS_SI0 IS_SO0 I_SL R0 0R R00 I_SL_PIE GPIO_0/I_S/URT_RX_u GPIO_/I_SL/URT_TX_u GPIO_/PWM0/VOP0_PWM/VOP_PWM_d GPIO_/URT_RX_u GPIO_/URT_TX_u GPIO_/SPIF_TX_d GPIO_/PWM_d GPIO_/HMI_EINOUT/EP_HOTPLUG_u GPIO_0/PIE_LKREQn_u GPIO_/P_HOTPLUG_d GPIO d GPIO d GPIO d GPIO d GPIO d PIO_VPST PIO_V G L F K J K L E K H K H J G GPIO GPIO V_V V_V0 I_S_HMI I_SL_HMI L_L_PWM0 0 URTG_RX URTG_TX ER_TL L_L_PWM HMI_E PIE_LKREQ PIE_ISLE TP_INT L_RST,0 T_RST GPIO GPIO GPIO GPIO R 0R R00 R 0R R00 R 0R R00 R 0R R00 PIE_RST T_SL T_S PIE_WKE PIO_VPST PIO_V Y VV_OE VV_OE I_S I_SL R 0R R00 R 0R R00 I_S_PIE I_SL_UIO RK V_V V_V0 RK VV_OE VV_OE 00nF 00 0V 00nF 00 0V I_S I_SL I_S I_SL I_S R 0R R00 R 0R R00 R0 0R R00 R.K R00 R.K R00 I_S_UIO I_SL_M I_S_M VV_OE 00nF 00 0V 00nF 00 0V RK GPIO Firefly-RK reate ate: Monday, March, 0 Modify ate: Wednesday, February 0, 0 0.0

15 _IN J -0-0 J0 TP IN TP E F ESN E00 MSM00/ MSM00 _V.V To V uf/v 0 uf/v 00nF 00 PWR_HOL, PWR_EN_SYS,, PWR_EN ON-PIN- ON-PIN- _V VIN=.V To V 0uF/V 0uF/V TP 00nF 00 R R N/00K R00 0K R 00K R00 R00 U TPS00 VIN SW EN VST VF SOT 00nF 00 L MWS0-RMT/ IN-.X. R K/% R00 uf/0v uf/0v TP0 V uf/0v V_SYS 00nF 00 EXT_EN R 0K/% R00 RT_T PWR_EN V_RT N SO_ N SO_ E MU_VV J ON-PIN-,,, V_SYS PWR_HOL PWR_EN_SYS R R R N/K R00 K R00 K R00 N/N SO_ N SO_ N SO_ PWR_EN R 00K R00 ESN E00 _IN/RT Firefly-RK reate ate: Monday, pril, 0 Modify ate: Tuesday, January 0, 0.0 0

16 MU _V R 00K 0uF/V R00 00nF 0V 00 R 00K R00 MU_VV, MU_VV 00nF 00 R0 K/% R00 Q WPM0-/TR MU_V SOT 0 R R0 0KR00 MU_V 0.uF 00K U 00 R00 R 0R R00PWR_EN_SYS P0 P R N/0R R00 PU_ET P P N R P P SO_ 0K V VSS 0 R00 P/OSI P0/INT IR_MU P/OSO P MU_EN 0uF 00nF P/RST P/T 00 R0 00K Q MU_JL0_SHUNGM_V.0 R00 00 SOP R0 SOT L U.uH/ MU_VV SY IN_X VIN SW 00nF EN S 00 R VF 00K/% pf 0uF/0V 00nF SOT R IR Receiver IR_MU IR_INT MU_V R 0K R00 MU_V R R.K R00 R 00R R00 VV_S VV_SYS N/0R R00 R N/00R R00 IR_V T SOT.uF 00nF 00 IRRX V G IR IR FT-00 IR_REEIVE 00K R00 T VV_SYS 0.uF 00 T_RST U N/T V VSS P P0 P P P P T_SL T_S SPIF SPIF_TX R R R00 SPIF_OUT 0 P 00 VV_SYS R 0R R00 0uF 0.uF 00 J rive I LE LT0- SPIF MU_EN, PWR_EN_SYS, PU_ET T_S T_SL T_RST IR/SPIF/T Firefly-RK reate ate: Tuesday, June, 0 Modify ate: Tuesday, January 0, 0.0 0

17 Feedback from R device Over-temperature Protection R:.V RL:.V LPR:.V efault:lpr R R RL LPR R 00K 00K K K 00K 0K V_GPU 0.mS VV_SYS V_PU_ 0.mS V0V_S V0V_S V_ENTER: Min=0.V; efault=0.v; Max=.V; V_LOG RK0 VV_S V_R 靠靠 RK0 WPN0HRMT WPN0HRMT WPN0HR0MT WPN0HR0MT SPH00RMETG V_SYS 为 V. RT_LKO_SO RT_LKO_WIFI V_PU_L V_ENTER V_R RESET_L EXT_EN I0_SL_PMI I0_S_PMI EXT_EN I0_SL_PMI I0_S_PMI V_LOG PWR_EN POWER_ON RT_LKO_SO RT_LK_OUT V_SYS V_SYS VV_SYS V_SYS VV_SYS V_SYS V_SYS V_SYS MU_VV V_SYS V_SYS V_SYS V_V0 V_RT V_RT V_SYS VV_S V_V V_R VV_S V_V V_PU_L VV_S0 V_SIO V_V0 V_V VV_PMUPLL V_RT V_RT VPP_OTP VPP_OTP V_SYS V_GPU V_V V_SYS VV_SYS V_SYS V_PU_ V_V VV_SYS V_0V V_SYS VV_S V_V VV_VP VV_OE V_LOG V_ENTER VV_VP VV0_OE V0V_S V_0V VV_SYS VV_S V_V VV_SYS VV_SYS VV_S VV_S V_V V0V_S VV_S VV_S V_R V_R VV_SYS RT_LKO_SO RT_LKO_WIFI I0_S_PMI, PMI_INT_L I0_SL_PMI, PMI_SLEEP_H, RESET_L, OTP_OUT_H V_GPU_F V_PU F I0_S_PMI, PMI_SLEEP_H, I0_SL_PMI, LOG_VS_PWM PU SLEEP_H GPU_SLEEP_H PWR_EN PMI_SLEEP_H, PMI_SLEEP_H, POWER_ON, PMI_SLEEP_H, POWER_ON, RT_LK_OUT EXT_EN OTP_RST reate ate: Modify ate: Power Manager RK0 Power Manager RK0 Power Manager RK0 Power Manager RK0 Firefly-RK Firefly-RK Firefly-RK Firefly-RK Monday, March, 0 Wednesday, February 0, reate ate: Modify ate: Power Manager RK0 Power Manager RK0 Power Manager RK0 Power Manager RK0 Firefly-RK Firefly-RK Firefly-RK Firefly-RK Monday, March, 0 Wednesday, February 0, reate ate: Modify ate: Power Manager RK0 Power Manager RK0 Power Manager RK0 Power Manager RK0 Firefly-RK Firefly-RK Firefly-RK Firefly-RK Monday, March, 0 Wednesday, February 0, uF/0V 0V 0uF/0V 0V M MRK MRK M MRK MRK 0uF.V 0uF.V K0 K0 R K R00 R K R00 L uh/. IN_00 0.0ohm L uh/. IN_00 0.0ohm 0 uf.v 0 uf.v 0uF/0V 0V 0uF/0V 0V R0 0K R00 R0 0K R00 R K R00 R K R00 R 0K R00 R 0K R00 uf _V uf _V R 00R R00 R 00R R00.uF 0V.uF 0V L0.uH/ IN-X L0.uH/ IN-X U PT0EE- SOT U PT0EE- SOT IN EN P OUT M0 MRK TP_0R M0 MRK TP_0R L uh/. IN_0 0.0ohm L uh/. IN_0 0.0ohm K K L uh/. IN_00 0.0ohm L uh/. IN_00 0.0ohm K K M MRK TP_0R M MRK TP_0R M MRK MRK M MRK MRK R 0R R00 R 0R R00.uF 0V.uF 0V.uF 0V.uF 0V K K 00nF 00 V 00nF 00 V Q WNM0-/TR SOT Q WNM0-/TR SOT 00nF 00 V 00nF 00 V Q0 WNM0-/TR SOT Q0 WNM0-/TR SOT R 00R R00 R 00R R00 Q WNM0-/TR SOT Q WNM0-/TR SOT U ET0 SOT /SY0/PT0 U ET0 SOT /SY0/PT0 EN LX VIN F/OUT Y.KHz RY_M Y.KHz RY_M uf 0V uf 0V 00nF 00 V 00nF 00 V 0 uf 0V 0 uf 0V M MRK TP_0R M MRK TP_0R N SO_ N SO_ L 0.uH/. IN_0 L 0.uH/. IN_0 K K 0uF/0V 0V 0uF/0V 0V M MRK TP_0R M MRK TP_0R M MRK MRK M MRK MRK 00nF 00 V 00nF 00 V uf 00 V uf 00 V U SY0/PT0/ SOT U SY0/PT0/ SOT EN LX VIN F/OUT 00nF 00 V 00nF 00 V U TT0 SOT U TT0 SOT IN SHN P F/OUT K K R 0K R00 R 0K R00 0uF/0V 0V 0uF/0V 0V R 00K R00 R 00K R00 00nF 00 V 00nF 00 V M MRK TP_0R M MRK TP_0R uf _V uf _V M MRK TP_0R M MRK TP_0R 00pF 00 0G 0V 00pF 00 0G 0V 0 00nF 00 V 0 00nF 00 V M MRK MRK M MRK MRK 00 pf 00 0G 0V 00 pf 00 0G 0V K K R0 0K R00 NP R0 0K R00 NP 0.uF 0V 0.uF 0V R 00R R00 R 00R R00 00pF 00 0G 0V 00pF 00 0G 0V R0 0K R00 R0 0K R00 L uh/. IN_0..mohm L uh/. IN_0..mohm 0 uf.v 0 uf.v.uf 0V.uF 0V R K R00 R K R00.uF 0V.uF 0V K K M MRK TP_0R M MRK TP_0R nf 00 V nf 00 V K K R00 00K/% R00 % R00 00K/% R00 % Firefly LOGO FIREFLY_LOGO Firefly LOGO FIREFLY_LOGO R 00K R00 R 00K R00 Q WNM0-/TR SOT Q WNM0-/TR SOT M MRK MRK M MRK MRK R 0K R00 R 0K R00 R 00K R00 R 00K R00 R0 0K R00 R0 0K R00.uF 0V.uF 0V uf 00 V uf 00 V R 00K R00 % R 00K R00 % K0 K0 Q WPM-/TR SOT Q WPM-/TR SOT K K R 00K R00 % R 00K R00 % M MRK TP_0R M MRK TP_0R L.uH/ IN-X L.uH/ IN-X 00nF 00 00nF 00 uf 00 V uf 00 V M MRK MRK M MRK MRK 00nF 00 V 00nF 00 V Q WNM0-/TR SOT Q WNM0-/TR SOT Q0 WNM0-/TR SOT Q0 WNM0-/TR SOT K K K K L 0.uH/. IN_0 L 0.uH/. IN_0.uF 0V.uF 0V K K M MRK TP_0R M MRK TP_0R R 00K R00 % R 00K R00 % uf 00 V uf 00 V R K R00 % R K R00 % R0 0K% R00 % R0 0K% R00 % M MRK MRK M MRK MRK R0 00R R00 R0 00R R00 U0 SY0/PT0/ SOT U0 SY0/PT0/ SOT EN LX VIN F/OUT uf 00 V uf 00 V R K/% R00 % R K/% R00 % 0 pf 00 0G 0V 0 pf 00 0G 0V uf 0V uf 0V pf 00 0G 0V pf 00 0G 0V M MRK TP_0R M MRK TP_0R R 00R R00 % R 00R R00 % 00nF 00 V 00nF 00 V uf 00 V uf 00 V uf 00 V uf 00 V uf 0V uf 0V K K 0nF 00 V 0nF 00 V.uF 0V.uF 0V 00nF 00 V 00nF 00 V 0uF/0V 0V 0uF/0V 0V 0 nf 00 0 nf 00 uf/0v 0V uf/0v 0V 0uF 0V 0uF 0V K K R0 K/% R00 % R0 K/% R00 % R K% R00 % R K% R00 % uf _V uf _V R.K R00 % R.K R00 % K K uf.v uf.v K K uf _V uf _V 0 0uF/0V 0V 0 0uF/0V 0V uck uck uck uck...-.v/0m 0.V-.V 0.V-.V.0V-.V.V-.V.-.V/0m 0.-.V/00m low noise.-.v/0m.-.v/00m 0.-.V/0m 0.-.V/00m.-.V/00m 0.R Switch 0.R Switch LO&Switch Top RT REF low noise low noise PMI_RK0_QFN_R00XR00X0R0 RK0- U uck uck uck uck...-.v/0m 0.V-.V 0.V-.V.0V-.V.V-.V.-.V/0m 0.-.V/00m low noise.-.v/0m.-.v/00m 0.-.V/0m 0.-.V/00m.-.V/00m 0.R Switch 0.R Switch LO&Switch Top RT REF low noise low noise PMI_RK0_QFN_R00XR00X0R0 RK0- U V V SW SW VF 0 V V SW SW VF VREF VREF V ResetKey/VPPOTP V V V V V0 V V 0 V VLO 0 VIO S SL OOT0 OOT EXT_EN PWRON SLEEP 0 NRESPWRON 0 INT VS VS VSOK OSKOUT OSKIN LKKOUT always on LKKOUT VRT VSWOUT VSWOUT VLO VLO VLO VLO VLO VLO VLO VLO N N VF SW V VF SW V 0 P.uF 0V.uF 0V K K K K uf/0v 0V uf/0v 0V R K R00 R K R00 uf 0V uf 0V uf.v uf.v 00nF 00 V 00nF 00 V uf 00 V uf 00 V R K R00 R K R00 0.uF 0V 0.uF 0V 00nF 00 V 00nF 00 V R K R00 % R K R00 % 00nF 00 _V 00nF 00 _V K K U SYR WLSP-0 /XZ U SYR WLSP-0 /XZ VIN_ VIN_ VIN_ E VIN_ E SW_ SW_ SW_ E SW_ E VSEL EN S SL VOUT R0 0K R00 R0 0K R00 R0 K R00 % R0 K R00 % L.uH/ IN-X 0.0ohm L.uH/ IN-X 0.0ohm R0 N/0K R00 R0 N/0K R00 K K 0uF _V 0uF _V uf _V uf _V uf 00 V uf 00 V Q 00 SOT Q 00 SOT K K.uF 0V.uF 0V 0 00nF 00 _V 0 00nF 00 _V uf 0V uf 0V 0uF.V 0uF.V K K.uF 0V.uF 0V 0 uf 00 V 0 uf 00 V R K R00 R K R00 R K R00 R K R00 R0 0K R00 R0 0K R00 0.uF 0V 0.uF 0V.uF 0V.uF 0V K K K K R 0K R00 R 0K R00 K K 0uF 0V 0uF 0V M MRK MRK M MRK MRK R 00K R00 % R 00K R00 % 0 0uF _V 0 0uF _V R0 0K R00 R0 0K R00 K K R K/% R00 % R K/% R00 % 00nF 00 00nF 00 0uF/0V 0uF/0V N 00 N 00 R 00K R00 R 00K R00 R 00R R00 R 00R R00 M MRK TP_0R M MRK TP_0R 0 00nF 00 V 0 00nF 00 V 0 00pF 00 0G 0V 0 00pF 00 0G 0V U SYRPK WLSP-0 U SYRPK WLSP-0 VIN_ VIN_ VIN_ E VIN_ E SW_ SW_ SW_ E SW_ E VSEL EN S SL VOUT 0 0nF 00 V 0 0nF 00 V 0 0uF.V 0 0uF.V

18 U00 U0 U0 U0 R_ E N R_0, R_ E N R_0, R0_ E N R0_0, R0_ E R_ F Q0 0 P R_, R_ F Q0 0 P R_, R0_ F Q0 0 P R0_, R0_ F R_ F Q P R_, R_ F Q P R_, R0_ F Q P R0_, R0_ F R_ F Q N R_, R_0 F Q N R_, R0_ F Q N R0_, R0_ F R_ H Q P R_, R_ H Q P R_, R0_ H Q P R0_, R0_0 H R_ H Q P R_, R_ H Q P R_, R0_0 H Q P R0_, R0_ H R_ G Q R R_, R_ G Q R R_, R0_ G Q R R0_, R0_ G R_0 H Q R R_, R_ H Q R R_, R0_ H Q R R0_, R0_ H R_ Q T R_, R_ Q T R_, R0_ Q T R0_, R0_ R_ Q R R_, R_ Q R R_, R0_ Q R R0_, R0_0 R_ Q R_0, R_0 Q R_0, R0_ R0_0, R0_ R_0 R_, R_ Q0 0/P L Q0 0/P L Q R R R_, R0_ Q0 0/P L R R0_, R0_ R_ Q R_, R_ Q R_, R0_0 R0_, R0_ R_ R_, R_ Q / N Q / N Q T T R_, R0_ Q / N T R0_, R0_ R_ Q T R_, R_ Q T R_, R0_ Q T R0_, R0_ R_ Q R_ Q R0_ Q R0_ Q M Q R_0, M Q R_0, M R0_0,, R_KE0 K 0 N R_,, R_KE0 K 0 N KE0 R_,, R0_KE0 K 0 N R0_,, R0_KE0 K, R_S0N L KE0 M R_,, R_S0N L M S0 R_,, R0_S0N L KE0 M R0_,, R0_S0N L, R_OT0 K S0, R_OT0 K OT0, R0_OT0 K S0, R0_OT0 K OT0 R_LK, R_LK, R0_LK,, R_RSN R_LKN,, R_RSN J K J J K J OT0 RS R_LKN,, R0_RSN R0_LKN, R0_RSN,, R_SN, R_SN K KN K J K RS KN K J K J S, R0_SN K RS KN K, R0_SN K, R_WEN L S R_M0, R_WEN L WE LM E R_M, R0_WEN R0_M0, R0_WEN L WE LM E L S R_M R_M R0_M V_R V_R UM UM WE LM E V V_R UM V_R V R_QS0P V R_QSP R0_QS0P R_QS0M G LQS F G V LQS F V V R_QSM R0_QS0M K LQSN G G K V LQSN G G V LQS F K V LQSN G K K V V R_QSP K V UQS R_QSP R0_QSP K V UQS K V N R_QSM N V UQSN R_QSM R0_QSM N UQSN V UQS N N V N UQSN N V N R V R V R V R R V R V R V R V VSSQ V VSSQ V VSSQ V_R VSSQ V_R VSSQ VQ V_R VSSQ V_R VQ VSSQ VSSQ VQ VSSQ VQ VSSQ E VQ VSSQ E VQ VSSQ E VQ VSSQ E VQ VSSQ E VQ VSSQ E VQ VSSQ F VQ VSSQ F VQ VSSQ F E VQ VSSQ G E VQ VSSQ G E VQ VSSQ G E F VQ VSSQ G F VQ VSSQ G F VQ VSSQ G F H VQ VSSQ H VQ VSSQ H VQ VSSQ H H VQ H VQ H VQ H VQ VSS VQ VSS VQ VSS VSS VSS VREFO_R H E VREFO_R H E VREFQ VSS VREFO_R0 H VSS E VREFO_R0 H M VREFQ VSS G M G M VREFQ VSS G M VREF VSS J VREF VSS J VREF VSS J VSS VSS, R_RST T J, R_RST T J, R0_RST T VSS J, R0_RST T R00 0R/% R00 L RESET VSS M R0 0R/% R00 L RESET VSS M R0 0R/% R00 L RESET VSS M R0 0R/% R00 L % ZQ0 VSS M % ZQ0 VSS M % ZQ0 VSS M %, R_OT J VSS P, R_OT J VSS P OT, R0_OT J VSS P, R0_OT J OT, R_KE J VSS P, R_KE J VSS P OT KE VSS0, R0_KE J VSS P, R0_KE J KE VSS0, R_SN L T, R_SN L T KE VSS0 S VSS, R0_SN L T, R0_SN L R0 0R/% R00 L S VSS T R0 0R/% R00 L T R0 0R/% R00 L S VSS T R0 0R/% R00 L ZQ VSS, R_ % M ZQ VSS, R_ % M ZQ VSS, R0_ % M, R0_ % M Q0 0 Q Q Q Q Q Q Q Q Q Q0 0/P Q Q / Q Q Q 0 KE0 S0 OT0 K RS KN S WE LM UM V V LQS V LQSN V V UQS V UQSN V V V VSSQ VSSQ VQ VSSQ VQ VSSQ VQ VSSQ VQ VSSQ VQ VSSQ VQ VSSQ VQ VSSQ VQ VQ VSS VSS VREFQ VSS VREF VSS VSS RESET VSS ZQ0 VSS VSS OT VSS KE VSS0 S VSS ZQ VSS N P P N P P R R T R L R N T T M N M J K E F G E E F G G E G J J M M P P T T R0_0, R0_, R0_, R0_, R0_, R0_, R0_, R0_, R0_, R0_, R0_0, R0_, R0_, R0_, R0_, R0_0, R0_, R0_, R0_LK, R0_LKN, R0_M R0_M R0_QSP R0_QSM R0_QSP R0_QSM KGE-M FG_R00XR00XR0 KGE-M FG_R00XR00XR0 KGE-M FG_R00XR00XR0 KGE-M FG_R00XR00XR0 R_LK R0 R R00 R_LKN R0 R R N R0_LK R0 R R00 R0_LKN R R R N V_R V_R V_R V_R 0 0uF.V 0 uf 00 V 0 00nF 00 V 0 00nF 00 V 0 00nF 00 V 0 00nF 00 V 0 00nF 00 V R 0K R00 % 0 00nF 00 V VREFO_R 0uF.V uf 00 V 00nF 00 V 00nF 00 V 00nF 00 V 00nF 00 V 00nF 00 V R 0K R00 % 00nF 00 V VREFO_R0 V_R R 0K R00 % 0 00nF 00 V nf 00 XR 0V nf 00 XR 0V nf 00 XR 0V V_R R 0K R00 % 00nF 00 V nf 00 XR 0V nf 00 XR 0V nf 00 XR 0V 0uF.V uf 00 V 00nF 00 V 00nF 00 V 0 00nF 00 V 00nF 00 V 00nF 00 V 00nF 00 V 0 00nF 00 V 00nF 00 V 0uF.V uf 00 V 00nF 00 V 00nF 00 V 00nF 00 V 00nF 00 V 0 00nF 00 V 00nF 00 V 00nF 00 V 00nF 00 V RM-R RM-R xbit Firefly-RK reate ate: Thursday, June, 0 Modify ate: Tuesday, January 0, 0.0 0

19 emm FLSH U VV_S EMM_0 EMM_ EMM_ EMM_ EMM_ EMM_ EMM_ EMM_ EMM_M EMM_LKO VV_S EMM_STR H H H J J J J J W R R R00 W R 0K R00 U N 00 uf K 00 V R M TP P_0 M0 TP P_0 N0 TP P_0 U0 TP P_0 T0 T T T T T T T M LK RST_n Vi RLK VSF VSF VSF VSF VQ VQ VQ VQ VQ V V V V VSS VSS VSS VSS VSS VSS VSSQ VSSQ VSSQ VSSQ VSSQ Y W K U T0 N M U R0 P M H T Y Y K VV_S VV_S.uF 0V 00nF 00 V Note: Reserve P for Update. EMM_LKO VV_S 0.uF 0V TP TP 0 00nF 00 V P_0 P_0 VV_S 0.uF 0V 00nF 00 V 0 00nF 00 V KLMGGEN-0 INN 0 Memory-eMM Firefly-RK reate ate: Monday, March, 0 Modify ate: Tuesday, January 0, 0.0 0

20 TF R VV_SYS.uF 0V R0 0K R00 U0 PT0EE-0 SOT IN OUT EN P 0 /E0M 00nF 00 V 00nF 00 V SMM0_ SMM0_ SMM0_M SMM0_LK SMM0_0 SMM0_ SMM0_ET_L VV0_S.uF 0V SMM0_LK VV0_S 0uF 0V R R R00 R R R00 R R R00 R R R00 R R R00 R R R00 00nF 00 V VV0_S E ESN E00 E ESN E00 E ESN E00 E ESN E00 E E E ESN ESN ESN E00 E00 E00 0 J TF-KT0-00 TF_S_SOKET T /T M V LK VSS T0 T G G G G EFUSE Radiator VV_SYS 0.uF 00 0V R 0K R00 U PT0EE- SOT IN OUT EN P EFUSE_VQPS_EN_H 00nF 00 V V_EFUSE.uF 0V H Radiator TF ard/efuse Firefly-RK reate ate: Wednesday, March 0, 0 Modify ate: Wednesday, February 0,

21 HMI Port V_V0 VV_SYS 0 N SO_ R 0K R00 HMI_E Q WNM00 SOT R 0K R00 PORT_E PORT_E _SL _S PORT_HP U ES0 SLP0P IN IN IN IN OUT OUT OUT OUT 0 PORT_E _SL _S PORT_HP, I_SL_HMI V_V0 R.K R00 V_SYS N SO_ R.K R00 _SL HMI_TXP HMI_TXN HMI_TXP HMI_TXN U ES0 SLP0P IN IN IN IN OUT OUT OUT OUT 0 HMI_TXP HMI_TXN HMI_TXP HMI_TXN HMI_TX0P HMI_TX0N HMI_TXP HMI_TXN HMI_TXP HMI_TXN HMI_TXP HMI_TXN R R R R R R R R0 0 J HMI_TX0P HMI_TX0N HMI_TXP HMI_TXN HMI_TXP HMI_TXN HMI_TXP HMI_TXN HMI_E PORT_HP I_SL_HMI, I_S_HMI,, I_S_HMI Q0 WNM00 SOT V_V0 R.K R00 R.K R00 _S HMI_TX0P HMI_TX0N HMI_TXP HMI_TXN U ES0 SLP0P IN IN IN IN OUT OUT OUT OUT 0 HMI_TX0P HMI_TX0N HMI_TXP HMI_TXN HMI_TXP HMI_TXN HMI_TX0P HMI_TX0N PORT_E _SL PORT_HP 0 HMI_ HMI_ HMI_TXP HMI_TXN HMI_TXP HMI_TXN _S uF uf E0 V_SYS ESN E00 Q WNM00 SOT HMI Port Firefly-RK reate ate: Monday, March, 0 Modify ate: Tuesday, January 0, 0.0 0

22 HOST POWER HOST PORT/US.0 V_SYS 0 0uF/0V 0V 0 00nF 00 V VV0_HOST_EN U0 SY0 SOT IN VOUT EN O R.K/% R00 VV0_HOST0 0 0uF/0V 0V J US_JK US-U0G 0 :V :V : :+ :- :- : :+ HU_M HU_P E ESN R R0 U ES0F SOT 0R R00 0R R00 HU_HOST_M HU_HOST_P VV0_HOST uf/0v uf/0v 0.uF 00 HU V_SYS 0 0uF/0V 0V VV0_HOST_EN U SY0 SOT IN VOUT EN O R.K/% R00 VV0_HOST 0 0uF/0V 0V HU_M HU_P R R U ES0F SOT 0R R00 0R R00 HU_HOST_M HU_HOST_P J HU_M HU_P R R 0R R00 0R R00 VV0_HOST0 HU_HOST_M HU_HOST_P HU_VV V_SYS VV0_HOST_EN, HOST_P 0 HOST_M 0 HU_HOST_P HU_HOST_M 00m ll 0.uF bypass caps close to I. 0.uF 00 HU_VV 00m / mm 0uF/0V 0uF, close to V, and V_O pin. U RV TESTJ LE LE LE V_ LE V V_O VSS_ M P HU_VV OVJ OVJ HU_VV FE_QFP 0 0.uF 00 VUSM R LE LE LE OVJ PWRJ OVJ V_ VUSM XRSTJ VSS P M M P V_ M P M P V_ V_PLL XIN XOUT VS_PLL V_ P M P M V_ PU MU V_ REXT V V_O 0.uF 00 00K R00 HU_VV HU_VV 0.uF 00 0.uF 00 HU_VV R 0uF 0.uF 0.uF K/% R00 HU_HOST_P HU_HOST_M HU_HOST_P HU_HOST_M HU_HOST_P HU_HOST_M HOST_P HOST_M HU_VV 00m HU_VV 00m N/SIP-PIN- SIP-PIN- J US_JK US-U0G 0 :V :V : :+ :- :- : :+ U ES0F SOT HU_M HU_P E ESN HU_M HU_P R R U ES0F SOT R R U ES0F SOT 0R R00 HU_HOST_M 0R R00 HU_HOST_P 0R R00 0R R00 HU_HOST_M HU_HOST_P VV0_HOST 0 uf/0v uf/0v 0.uF 00 V_SYS R V_SYS R R, close to Pin OVJ R, close to Pin OVJ 0K R00 0K R00 OVJ 0nF 00 OVJ 0nF 00 HU_HOST_M HU_HOST_P 0 0.uF 00 0.uF 00 HU_HOST_M HU_HOST_P HU_HOST_M HU_HOST_P HU_HOST_M HU_HOST_P HU_VV VUSM Y0 XOUT XIN M-0ppm RY- R0 00K R00 R 0.uF 00 0K R00 singnal only mil wide R0, and R close to VUSM pin. V_SYS J N/SIP-PIN- SIP-PIN- HU_M HU_P U ES0F SOT R R 0R R00 0R R00 VV0_HOST HU_HOST_M HU_HOST_P Firefly-RK reate ate: Friday, pril, 0 US.0 Port Modify ate: Tuesday, January 0, 0.0 0

23 HOST POWER HOST PORT/US.0 V_SYS 0uF/0V 0V 00 00nF 00 V VV0_HOST_EN U SY0 SOT IN VOUT EN O R.K/% R00 VV0_HOST 0uF/0V 00 0V 00nF 00 V J US0_F_P VUS - + RX- RX+ TX- TX+ 0 SHELL SHELL US0_F_P VV0_HOST U U U ES0F ES0F ES0F SOT SOT SOT R.R R.R R.R R.R 0.uF 0 0.uF US_M 0 US_P 0 US_SSRXN 0 US_SSRXP 0 US_SSTXN 0 US_SSTXP 0 V_SYS 0uF/0V 0V 00 00nF 00 V U SY0 SOT IN VOUT VV0_TYPE0_EN EN O R0.K/% R00 VUS_TYPE 0uF/0V 00 0V 00nF 00 V uf/0v 00 0V VV0_HOST uf/0v 00 0V 00 00nF 00 V VV0_HOST E ESN E00 VV0_TYPE0_EN VV0_HOST_EN, TYPE0_M 0 TYPE0_P 0 TYPE J US_TYPE_H0 TYPE-M-M-0LH TYPE_ TYPE_ 0pF 00 0G 0V 0pF 00 0G 0V U FUS0MPX MLP_R0XR0X0R0 0 VUS _0 _ VONN _ VONN_ V N N SL ep S INT# VV_SYS V_SYS VUS_TYPE VUS_TYPE V_SYS uf VV_SYS V 00 I_SL_TYPE TYPE0 INT_L I_S_TYPE R0 0R R00 0 uf uf V V HG INT_L 0uF/0V 00 0V VUS_TYPE 0uF/0V 00 0V 0 TYPE0_SU 0 TYPE0_SU 0 TYPE0_SU_ 0 TYPE0_SU_ 0 00nF 00 V 00nF 00 0V 00nF 00 0V R0 00K R00 R0 00K R00 TYPE_ TYPE_ U0 ES0F SOT 0 TYPE0_TXN 0 TYPE0_TXP 0 TYPE0_RXN 0 TYPE0_RXP 0 TYPE0_TXN 0 TYPE0_TXP 0 TYPE0_RXN 0 TYPE0_RXP TYPE_UXP TYPE_UXM R0 M R00 R0 M R00 VUS_TYPE TYPE0_M TYPE0_P 00nF 00 0V 00nF 00 0V 00nF 00 0V 00nF 00 0V TYPE_ TYPE_ TYPETXN TYPETXP TYPETXN TYPETXP 0 0 VUS_ VUS_ VUS_ VUS_ SU SU M P M P SSTX_N SSTX_P SSRX_N SSRX_P SSTX_N SSTX_P SSRX_N SSRX_P HOLE_ HOLE E _E _E _E _E _E _E _E _E _E H H E E0 E E E E E E E E VUS_TYPE R0 0K R00 ZTV SO_ R0 K R00 TYPE0_UVUSET 0 00nF 00 V TYPE0_M TYPE0_P TYPE_UXM TYPE_UXP IN IN IN IN 0 OUT OUT OUT OUT U ES0 SLP0P TYPE0_M TYPE0_P TYPE_UXM TYPE_UXP TYPETXN TYPETXP TYPE0_RXP TYPE0_RXN IN IN IN IN 0 OUT OUT OUT OUT U ES0 SLP0P TYPETXN TYPETXP TYPE0_RXP TYPE0_RXN TYPE0_RXN TYPE0_RXP TYPETXP TYPETXN IN IN IN IN 0 OUT OUT OUT OUT U ES0 SLP0P TYPE0_RXN TYPE0_RXP TYPETXP TYPETXN TYPE-0/US.0 Port Firefly-RK.0 reate ate: Monday, March, 0 Modify ate: Tuesday, January 0, 0 0

24 OE VV0_OE V_SYS V_SPK VV_OE V_SPK V_REF V_OE VV_OE 0uF/0V VV0_OE 0.uF VV_OE 0uF 0.uF 00 F 0.uF 00 0.uF 00 0.uF 00 0R R uF 0uF/0V 00 V_OE.uF 0.uF 00 V_REF R 0R R uF 0uF 0.uF IS_LK R0 IS_SLK R IS_LRK_TX R IS_LRK_RX R IS_SO0 R IS_SI0 R T_PM_LK R T_PM_SYN R0 T_PM_IN R T_PM_OUT R MI_INP MI_INN MI_INP R R00 R R00 R R00 R R00 R R00 R R00 R R00 R R00 R R00 R R00 MIIS 0.uF 00 0.uF 00 0.uF 00 0.uF 00.uF/0V.uF/0V 0 U L0 MIIS INP/MI_T INN/MI_T/J INP INN/J VREF VREF MLK LK LRLK T T LK LRLK T T 0 RFE V MIV SPKVR SPKVL V V PV PP PN PP PN PVPP PVEE 0 HPO_L HPO_R HPOF SPO_LP SPO_LN SPO_RP SPO_RN MONOP MONON LOUTR LOUTL MI_SL GIPO/IRQ 0 LO_EN.uF.uF.uF.uF 00 HPO_L HPO_R SPK_LP SPK_LN SPK_RP SPK_RN VV_OE LINE_OUT_R LINE_OUT_L R R 0K N/0K R00 R00 LO_EN IS_LK,0 IS_SLK IS_LRK_RX IS_LRK_TX IS_SI0 IS_SO0 T_PM_LK T_PM_SYN T_PM_OUT T_PM_IN I_S_UIO I_SL_UIO HP_ET ER_TL LINE_OUT_R 0 LINE_OUT_L 0 P P SL S I_SL_UIO I_S_UIO MI ERPHONE MIIS R R R00 00nF 00 R00 R.K MI MI MI- R K R00 R K R 00R MIIS R00 R00 0uF/0V 0.uF 00 MI_INP 00pF 00 MI_INN 0 00pF 00pF E ESN E00 E ESN E00 HPO_R HPO_L E E + + R N/0R R N/0R R00 R00 uf/.v T_ uf/.v T_ Q WNM0 SOT Q WNM0 SOT ER_TL R 0K R00 R.uF 0K 00 R00 HP_ET R 0R R00 R R0 R 0R R00 R R00 R R00 MI_INP ROUT LOUT E ESN E00 E ESN E00 E ESN E00 E ESN E00 J0 PJ- SPEKER SPK_LP SPK_LN F0 LMEG0SN L00 F LMEG0SN L00 0pF 00 0pF 00 E0 ESN E00 SPK_LP SPK_LN E ESN E00 SPK_LP 0 SPK_LN 0 SPK_RP SPK_RN F LMEG0SN L00 F LMEG0SN L00 0 0pF 00 0pF 00 E ESN E00 SPK_RP SPK_RN E ESN E00 SPK_RP 0 SPK_RN 0 udio odec-l0 Firefly-RK reate ate: Thursday, June, 0 Modify ate: Tuesday, January 0, 0.0 0

25 WIFI/T MOULE ual NT J 0000 WIFION ual NT0 J 0000 WIFION NT NT N 00 N 00 0pF 00 N 00 0pF 00 N 00 0 Ohm RF trace.g NT J 0000 WIFION NT NOTE: efault is P/PS/PS, If using PX, module pin is connected. R 0R R00 0pF 00 Y XIN XOUT.MHz-0ppm RY- T_PM_OUT T_PM_IN T_PM_LK T_PM_SYN SIO0_0 SIO0_ SIO0_ SIO0_ SIO0_M SIO0_LK URT0_RTS URT0_TX URT0_RX URT0_TS RT_LKO_WIFI T_HOST_WKE_L T_WKE_L T_REG_ON_H WIFI_REG_ON_H WIFI_HOST_WKE_L R R R00 0pF 00 P_PU R N/0R R00 WIFI_REG_ON_H WIFI_HOST_WKE_L SIO_M SIO_LK SIO_ SIO_ SIO_0 SIO_.uF NOTE: L, rated current expectation specification uF pf 00 pf 00 pf 00 pf 00 pf 00 pf 00 U PS P_PU XTL_OUT XTL_IN WL_REG_ON WL_HOST_WKE SIO_T_M SIO_T_LK 0 SIO_T_ SIO_T_ SIO_T_0 SIO_T_ N VIN_LO L.uH IN_X SIO_0 SIO_ SIO_ SIO_ SIO_M SIO_LK R0 R R R R R 0 WL_NT WL_NT0 VIN_LO_OUT PM_SYN PM_IN 0 PM_OUT PM_LK LPO N/PIE_REFLK_N VIO N/PIE_REFLK_P VT T_PM_SYN T_PM_IN T_PM_OUT T_PM_LK RT_LKO_WIFI R R00 R R00 R R00 R R00 R R00 R R00 00nF 00 00nF 00 SIO0_0 SIO0_ SIO0_ SIO0_ SIO0_M SIO0_LK T_HOST_WKE 0 T_WKE T_NT PIE_TP/N PIE_TN/N PIE_RP/N PIE_RN/N URT_TS_N URT_RTS_N URT_RX URT_TX 0 T_REG_ON P_P L LMPGSN L00.uF 00.uF T_HOST_WKE_L T_WKE_L URT0_RTS URT0_TS URT0_TX URT0_RX T_REG_ON_H Note:VT 内内电电.0V~.V, 供内内供供供 00m R 0R R00 V_V VV_SYS V_V R 0K R00 R 0K R00 R 0K R00 R 0K R00 R0 0K R00 0 N 00 0pF N 00 V U L N/.uH N/LMTL-. SW VIN IN_X F EN N/.uF MOE lock External uck Vout V or LO Vout V for PX NOTE: The output current limilt must be larger than 00m for internal P, if using PX. NOTE: efault is P/PS/PS, If using PX, block components is need. SIO0_ SIO0_0 SIO0_ SIO0_ SIO0_M P_PU V_SYS N/.uF N/.uF WIFI/T-PS Firefly-RK reate ate: Monday, June 0, 0 Modify ate: Friday, January, 0.0 0

26 PHY_TX0 PHY_TX PHY_TX PHY_TX PHY_TXEN PHY_TXLK M_RX0 M_RX M_RX M_RX M_RXV M_RXLK M_LK M_M M_MIO PHY_RST PHY_PME PHY_INT TN_ TP_ TN_ TP_ TN_ TP_ TN_0 TP_0 R0 R R R R R R R 0R R00 0R R00 0R R00 0R R00 0R R00 0R R00 0R R00 0R R00 E N/ESXVU E00 E N/ESXVU E E00 N/ESXVU E E00 N/ESXVU E E00 N/ESXVU E E00 N/ESXVU E0 E00 N/ESXVU E E00 N/ESXVU TN TP TN TP TN TP TN0 TP0 E00 V_LN L LMPGSN L00 0.uF 0nF 00 R 0R R00 TN TP TN TP TN TP TN0 TP0 LE_ RGMII_GR- LE0_0 R 0R R00 RGMII_YE- LINK&T J MI- MI+ MI- MI+ MI- MI+ MI0- MI0+ TT 0 Earth G+ G- Y+ Y- HR0 HR0 R K R00 PHY_RXV R N R00 V_LN V0_EPHY V_LN V0_EPHY TP_0 TN_0 TP_ TN_ TP_ TN_ TP_ TN_ U MI[0]+ MI[0]- V0 MI[]+ MI[]- V MI[]+ MI[]- 0 V0 MI[]+ MI[]- N REGOUT (EP) REGOUT V_LN PHY_LKOUT VREG LK VREG PHY_XTL PHY_XTL V0_EPHY RSET ENSWREG VREG KXTL KXTL V 0 V0 RSET ENSWREG V RXTL/PHY RX0/SELRGV V RX/TXLY RX/N0 RX/N RX INT V TX TX0 TX V_LN R PHY_RST V0 LE/PHY LE0/PHY0 PME LE_RXLY MIO M 0 PHYRST V0 TXTL TX TX R.K% R00 LE_ LE0_0 PHY_PME LE_RXLY M_MIO M_M PHYRST PHY_TXEN PHY_TX PHY_TX 0R PHYRST R00 V_LN V0_EPHY V0_EPHY R N R00 0nF 00 R LE_ LE0_0 PHY ddress=00(rtle) onfig for all capability LE_RXLY R N R00 Without RX elay Without TX elay PHY_PME PHY_INT ENSWREG onnect ENSWREG to V to enable Switching regulator or connect ENSWREG to to disable Switching regulator. M_LK PHY_XTL XIN PHY_XTL R N R00 PHY_RX R K R00 V_LN MHz-0ppm R N R00 PHY_RX R K R00 pf RY pf 00 R R K R00 R0 N R00 R K R00 K R00 N R00 PHY_RX R N R00 R K R00 R N R00 R K R00 R K R00 R 0R R00 V_LN V_LN V_LN V_LN V_LN V_LN R N R00 R0 Y PHY_RX0 XOUT R R00 PHY_LKOUT R K R00 Pull down for.v RGMII(RTL/E) Pull up for.v RGMII (RTL/E) Pull up. /.V RGMII (RTLE-VL only) V_LN 0 Inductance close to PIN RTLE-V-G PHY_RXV PHY_RX0 PHY_RX PHY_RX PHY_RX PHY_RXLK PHY_INT PHY_TXLK PHY_TX0 PHY_TX REGOUT L V0_EPHY.uH/ IN_X 0uF 0.uF 00 0.uF 00 0.uF 00 0.uF 00 0.uF 00 0.uF 00 0.uF 00 V_LN 0.uF 00 0.uF 00 0.uF 00.uF 0.uF 00 0.uF 00 0.uF uF 00 V_LN 0 N 00 PHY_RX0 PHY_RX PHY_RX PHY_RX PHY_RXLK PHY_RXV R R R R R R lose to PHY R R00 R R00 R R00 R R00 R R00 R R00 M_RX0 M_RX M_RX M_RX M_RXLK M_RXV VREG lose to PIN. V_LN.uF 0.uF 00 VV_S V_LN L LMPGSN L00 RJ-000M-RTLE Firefly-RK.0 reate ate: Monday, pril, 0 Modify ate: Tuesday, January 0, 0 0

27 MINI PIE-G/G M.NGFF _V VV_SYS G_PWR_EN uf/v R N/0K R00 0K R00 R R 0 M 0.uF 0.uF R R0 00K R00 R0 0K R00 R0 00 U00 0R 0.uF MPS R00 00 IN ST EN SW V R0 K% M F R00 L00.uH/ IN-X R0 0.K% R00 R K% R00 0 pf 00 0 uf VV_G 0 uf 0.uF 00 _V R0 N/0KR00 0uF/V R 0K R00 0V 00nF 00 PIE_PWR_EN U SY VIN SW EN S VF SOT 00nF 00 L0.uH/ IN-X R 00K/% R00 R.K/% R00 pf 00 uf/0v PIE_V 00nF 00 VV_G 0 0 HOST0_P HOST0_M R0 R0 J MINI_PIE_P_H N N N N N N N N N N N N V_V V_V PM_LK PM_OUT PM_IN PM_SYN MINI_PIE_P G_US_P G_US_M UIM_PWR UIM_T UIM_LK VV_G UIM_RST PE_RST G_US_M G_US_P VV_G VV_G RT_LK_OUT PIE_WKE PIE_LKREQ PIE_RST PIE_TXP PIE_TXN PIE_RX_P PIE_RX_N PIE_TXP PIE_TXN PIE_RX_P PIE_RX_N PIE_ISLE PIE_V PIE_V PIE_V V_SYS V_SYS TP TP PIE_V PIE_V HU_HOST_P HU_HOST_M J R R.V.V 0.V SUSLK/KHZ SIM_ET OEX_V OEX_V 0 OEX_V N N PEWKE#_V LKREQ#_V 0 PERST#_V GNSS_V GNSS_V GNSS_V GNSS_V 0 GNSS0_V EVSLP_V UIM_PWR UIM_T UIM_LK 0 UIM_RESET UIM_RFU UIO_V UIO_V UIO_V UIO0_V 0R R00 0R R00 PIE M. NGFF -KEY SOKET US_P US_M ONFIG_ PEET RESET NTTL NTTL NTTL NTTL0 REFLKP REFLKN PERP0 PERn0 PETp0 PETn0 PERp PERn PETp PETn Reserved Reserved ONFIG_0 R 0R R00 R0 US_M US_P _V _V N/0R R00 R 0R R00 PIE_RESET I_SL_PIE I_S_PIE PIE_REF_LKP PIE_REF_LKN PIE_RX0_P PIE_RX0_N PIE_TX0P PIE_TX0N PIE_RX_P PIE_RX_N PIE_TXP PIE_TXN UIM_PWR G G G 0 G G G 0R R00 0R R00.V_UX N UIM_PWR UIM_T 0 0 LE#/S/SS# US_- W_ISLE#_V US_+ FULL_R_POWER_OFF_V.V.V ONFIG_ UIM_LK UIM_RESET N W_ISLE_N 0 PERST# N N N 0 N US_- US_+ 0 LE_WWN N N N 0 V_V 0 uf 00 R 0K R00 0.uF 00 uf 00 0.uF 00 PE_RST 0.uF 00 R0 N/0R R00 UIM_RST UIM_LK UIM_T R N/K R00 R N/K R00 R K R00 J V RST VPP LK I/O MIRO-SIM-PIN MIRO-SIM-PIN 0 uf _V M._NGFF KEY PIE_V PIE_V PIE_V 00nF _V 00 uf _V 00nF _V 00 00nF _V 00 00nF _V 00 pf 00 pf 00 pf 00 E ESN E00 E0 ESN E00 E ESN 0uF E00 0.uF 00 G/G MOULE/M.NGFF Firefly-RK.0 reate ate: Tuesday, July, 0 Modify ate: Tuesday, January 0, 0 0

28 KEY LE EUG FN FN URT_TX URT_RX URT_TX URT_RX URT_RX URT_TX VV_S VV_SYS VV_SYS VV_SYS VV_SYS VV_SYS VV_SYS _V FN_V FN_V RESET_L, MU_EN REOVER POWER_ON URTG_TX URTG_RX PWR_KEY_L WORK_LE IY_LE PE_RST FN_INT L_EN,,0 PIE_RESET PWR_EN_SYS, OTP_RST reate ate: Modify ate: KEY/LE/EUG/FN KEY/LE/EUG/FN KEY/LE/EUG/FN KEY/LE/EUG/FN Firefly-RK Firefly-RK Firefly-RK Firefly-RK Monday, July, 0 Tuesday, January 0, reate ate: Modify ate: KEY/LE/EUG/FN KEY/LE/EUG/FN KEY/LE/EUG/FN KEY/LE/EUG/FN Firefly-RK Firefly-RK Firefly-RK Firefly-RK Monday, July, 0 Tuesday, January 0, reate ate: Modify ate: KEY/LE/EUG/FN KEY/LE/EUG/FN KEY/LE/EUG/FN KEY/LE/EUG/FN Firefly-RK Firefly-RK Firefly-RK Firefly-RK Monday, July, 0 Tuesday, January 0, R0 00R R00 R0 00R R00 N SO_ N SO_ R0 0K R00 R0 0K R00 R0 00R R00 R0 00R R00 ST-R KEY ST-R ST-R KEY ST-R 0 0uF 0 0uF R0 K R00 R0 K R00 N SO_ N SO_ Q 00 SOT Q 00 SOT E ESN E00 E ESN E00 ST-0V KEY ST-0V ST-0V KEY ST-0V R00 00K R00 R00 00K R00 Q WNM00 SOT Q WNM00 SOT E ESN E00 E ESN E00 R 0K R00 R 0K R00 R0 0K R00 R0 0K R00 J0 ON-PIN- ON-PIN- J0 ON-PIN- ON-PIN uF uF 00 N SO_ N SO_ R0 0K R00 R0 0K R00 N SO_ N SO_ Q 00 SOT Q 00 SOT R 00K R00 R 00K R00 R 00K R00 R 00K R00 R0 0K R00 R0 0K R00 LE GREEN LE_00 LE GREEN LE_00 E ESN E00 E ESN E00 R0 0R R00 R0 0R R00 R 0K% R00 R 0K% R00 N SO_ N SO_ N SO_ N SO_ nf 00 nf 00 R 00K R00 R 00K R00 N SO_ N SO_ N SO_ N SO_ R0 00K R00 R0 00K R00 J ON-PIN- ON-PIN- J ON-PIN- ON-PIN- E ESN E00 E ESN E00 R 00R R00 R 00R R00 R 0R R00 R 0R R00 Q 00 SOT Q 00 SOT E ESN E00 E ESN E00 N SO_ N SO_ N SO_ N SO_ 0 N SO_ 0 N SO_ E ESN E00 E ESN E00 N SO_ N SO_ E ESN E00 E ESN E00 R00 N/0K R00 R00 N/0K R00 R0 00R R00 R0 00R R00 R0 00R R00 R0 00R R00 R 00R R00 R 00R R00 N SO_ N SO_ LE LUE LE_00 LE LUE LE_00 Q0 WPM0-/TR SOT Q0 WPM0-/TR SOT R 00R R00 R 00R R00 ST-R KEY ST-R ST-R KEY ST-R R0 K R00 R0 K R00

29 YUV/MIPI_RX/TX MIPI_TX GPIO_/VP_PN0_H GPIO_/IF_ GPIO_/IF_ GPIO_/IF_HREF GPIO_/IF_ GPIO_0/IF_0 IF_LKIN I_S_M IF_LKOUT I_SL_M GPIO_/IF_ GPIO_/IF_ IF_RST GPIO_/IF_ GPIO_0/IF_VSYN GPIO_/IF_ IF_LKIN IF_RST GPIO_/IF_LKI MIPI_RST MIPI_RST VP_PWR VP_PWR VP_PWR IF_PWR MIPI_RST I_I VV_VP VV_VP VV_VP VV_VP F_ V_MIPI V_MIPI V_MIPI F_ V_V V_SYS F_ V_V V_SYS V_MIPI V_MIPI VV_SYS VV_SYS V_SYS F_ V_V V_MIPI V_SYS V_MIPI F_ V_V V_MIPI V_SYS V_MIPI VV_VP VV_VP F_ VV_VP V_SYS V_SYS V_SYS V_SYS V_SYS V_V0 V_MIPI V_MIPI F_ V_V V_SYS V_V0 V_MIPI GPIO_/IF_HREF GPIO_/IF_LKI GPIO_0/IF_VSYN GPIO_/IF_ GPIO_/IF_ GPIO_/IF_ GPIO_/IF_ GPIO_/IF_ GPIO_/IF_ GPIO_0/IF_0 GPIO_/IF_ GPIO_/VP_PN0_H, IF_LKOUT MIPI_MLK0, VP_PWR MIPI_RX0_N MIPI_RX0_P MIPI_RX0_N MIPI_RX0_P MIPI_RX0_N MIPI_RX0_P MIPI_RX0_0N MIPI_RX0_0P MIPI_RX0_LKN MIPI_RX0_LKP MIPI_MLK0, GPIO_/VP_PN0_H, I_SL_M, I_S_M, MIPI_TX0_0P MIPI_TX0_0N MIPI_TX0_P MIPI_TX0_N MIPI_TX0_LKP MIPI_TX0_LKN MIPI_TX0_P MIPI_TX0_N MIPI_TX0_P MIPI_TX0_N I_SL_TP,0 I_S_TP,0 L_EN,0 L_L_PWM L_EN,,0 TP_INT L_RST,0 TP_RST 0, IF_PWR MIPI_RST MIPI_TX/RX_N MIPI_TX/RX_P MIPI_MLK0, GPIO /VP_PN, I_SL_M, I_S_M, MIPI_TX/RX_P MIPI_TX/RX_N MIPI_TX/RX_P MIPI_TX/RX_N MIPI_TX/RX_LKP MIPI_TX/RX_LKN MIPI_TX/RX_0P MIPI_TX/RX_0N GPIO /VP_PN, reate ate: Modify ate: VP/MIPI Interface VP/MIPI Interface VP/MIPI Interface VP/MIPI Interface Firefly-RK Firefly-RK Firefly-RK Firefly-RK Monday, July, 0 Tuesday, January 0, reate ate: Modify ate: VP/MIPI Interface VP/MIPI Interface VP/MIPI Interface VP/MIPI Interface Firefly-RK Firefly-RK Firefly-RK Firefly-RK Monday, July, 0 Tuesday, January 0, reate ate: Modify ate: VP/MIPI Interface VP/MIPI Interface VP/MIPI Interface VP/MIPI Interface Firefly-RK Firefly-RK Firefly-RK Firefly-RK Monday, July, 0 Tuesday, January 0, R R R00 R R R00.uF.uF 0.uF 00 0.uF 00 0.uF 00 0.uF 00 0.uF 0.uF 0uF/0V 0uF/0V J FFON-0P-0 J FFON-0P-0 N F_ V OV N V_ V IS ISL 0 RST PWN MLK P N P N 0 P N LKP LKN P0 N0 0.uF.uF 0 0.uF uF 00 0.uF 00 0.uF 00 U TT-.V SOT U TT-.V SOT IN SHN P F/OUT.uF.uF 0.uF 00 0.uF 00.uF.uF 0.uF 00 0.uF 00 R0 0K R00 R0 0K R00.uF.uF U TT- SOT U TT- SOT IN SHN P F/OUT.uF.uF 0uF/0V 0uF/0V.uF.uF 0.uF 00 0.uF 00 N 00 N 00.uF.uF U TT- SOT U TT- SOT IN SHN P F/OUT 0.uF 00 0.uF 00 R 0K R00 R 0K R00.uF.uF 0 0.uF uF 00.uF.uF N 00 N 00.uF/0V.uF/0V 0 0.uF uF 00.uF.uF N 00 N 00 0.uF 00 0.uF 00 R 0K R00 R 0K R00.uF.uF R 0K R00 R 0K R00 N 00 N 00 0uF/0V 0uF/0V U TT- SOT U TT- SOT IN SHN P F/OUT.uF.uF 0.uF 00 0.uF 00 0.uF 00 0.uF 00 0.uF 00 0.uF 00 J FP-0PIN-0 J FP-0PIN-0 N F_ V OV N V_ V IS ISL 0 RST PWN MLK P N P N 0 P N LKP LKN P0 N0 0 0uF 0uF.uF/0V.uF/0V 0.uF 00 0.uF 00.uF.uF R 0K R00 R 0K R00 0.uF 00 0.uF 00 N 00 N 00.uF.uF J ON_PIN_0 J ON_PIN_0 N SIO_ V SIO_ 0 RESET VSYN PWN HREF V OV Y XLK Y 0 Y PLK Y Y Y Y Y Y Y0 0.uF 00 0.uF 00 0.uF 00 0.uF 00 0.uF 00 0.uF 00 0uF 0uF R 0K R00 R 0K R00.uF.uF R 0K R00 R 0K R00 0uF/0V 0uF/0V J FFON-0P-0 J FFON-0P-0 N F_ V OV N V_ V IS ISL 0 RST PWN MLK P N P N 0 P N LKP LKN P0 N0 0

aio_3399j_v10_ _a

aio_3399j_v10_ _a Modify note Version ate uthor hange Note pproved V00 000 LZZ First edictor Modify note IO_J reate ate: Monday, November, 0 Modify ate: Wednesday, November 0, 0 REV: V0 RK I MP Port Pin name omain us name

More information

hange List Version ate uthor hange Note pproved V harlie First edition ate: esigned by: RK99_ROK960 Sunday, November, 07 V.0 <designer> Sheet:

hange List Version ate uthor hange Note pproved V harlie First edition ate: esigned by: RK99_ROK960 Sunday, November, 07 V.0 <designer> Sheet: RK99_Rock960_V.0 ONTENT INEXING 0.Index 0.hange List 0.Power Tree 0.I Map 0.Power omain Map 06.RK99 Power 07.RK99 PMU ontroler 08.RK99 R ontroler 09.RK99 Flash&SMM ontroler 0.RK99 US/USI ontroler.rk99

More information

rockpro64_v

rockpro64_v RK_MI_REF_V. ONTENT INEXING 0.Index 0.hange List 0.lock iagram 0.Power Tree 0.I Map 0.Power omain Map 0.IR Receiver 0.RK Power.RK PMU ontroler.rk R ontroler.rk Flash&SMM ontroler.rk US/USI ontroler.rk

More information

rk3288

rk3288 V_SYS G G G G J V M P I GN HUM0--S MIRO_PINNIUJIO F R00 E E /ESV /ESV E00N E00N R R00 F /SW0--00 R R00 OTG_M OTG_P OTG_ET OTG_M OTG_P OTG_M OTG_P OTG_ET M + 0uF 00 0 00 R0 /0K OTG_ET R0 /K / LE_TL Working

More information

rockpro64_v

rockpro64_v ROKPro_V. ONTENT INEXING 0.Index 0.hange List 0.lock iagram 0.Power Tree 0.I Map 0.Power omain Map 0.IR Receiver 0.RK Power.RK PMU ontroler.rk R ontroler.rk Flash&SMM ontroler.rk US/USI ontroler.rk SR/Key.RK

More information

Version ate uthor hange Note pproved 008 HWQ First edictor Modify note FR_RK88 reate ate: Modify ate: Saturday, October, 0 Thursday, ecember, 0 8

Version ate uthor hange Note pproved 008 HWQ First edictor Modify note FR_RK88 reate ate: Modify ate: Saturday, October, 0 Thursday, ecember, 0 8 ontent Indexing 0.Index 0.Modify note 0.lock iagram 0.Power Tree 0.System Power 0.RK88 US/HSI ontroler 07.RK88 RM ontroler 08.RM-LPR(P) 0.eMM/TF ard.rk88 GPIO/POWER.HMI interface.rk88 L/IS ontroler.rk88

More information

ROC-RK3328-CC-V1.0-A

ROC-RK3328-CC-V1.0-A ontent Indexing PF Number of pages 0.Index 0.hange List 0.lock iagram 0.Power tree-rk0-0.system Power-PMI RK0-0.RK Power 0.RK OS/PLL/OTP/SR 0.RK R ontroler 0.RK emm ontroler/tf/spi 0.RK US PHY/US PHY.RK

More information

px3se_main_ddr3_v01_

px3se_main_ddr3_v01_ ONTENT INEXING 0. INEX 0. hange List 0. lock iagram 0. Power Tree-RK 0. RK Power 06.RK R ontroler 0.RK Flash/S ontroler 0.RK MIS&US 0.RKISPLY/GM ontroler 0.RK MER/HMI ontroler.rk OE/V.RK GPIO.RM-R.Nand

More information

RK3036_KYLIN_0119

RK3036_KYLIN_0119 ONTENT INEXING 0. INEX 0. MOIFY NOTE 0. LOK IGRM 0.Power Tree 0.SYSTEM POWER 0.PU(RK0) 0.R 0.EMM /TF card 0.US HOST 0.HMI OUT.udio odec-l.ethernet.p.eug.gpio LYERS P STK TOP GN Prepreg *.0MIL(0.0mm) djust

More information

rock64_rk3328_demo1_v20_

rock64_rk3328_demo1_v20_ ontent Indexing 0. Index 0. hange List 0. Pi- & Pi-+ 0. lock iagram 0. Power tree-rk80-06. System Power-PMI RK80-07. RK8 Power 08. RK8 OS/PLL/OTP/SR 09. RK8 R ontroler 0. RK8 emm ontroler/tf. RK8 US PHY/US

More information

Power Tree : Power On Sequence : WPM0 <PMOS> Max V V.US V Power.HMI V Power.udio mp V Power O_V - <UK> Max VK ore Voltage V_MU SY0 PWR_EN - <UK> SY0 M

Power Tree : Power On Sequence : WPM0 <PMOS> Max V V.US V Power.HMI V Power.udio mp V Power O_V - <UK> Max VK ore Voltage V_MU SY0 PWR_EN - <UK> SY0 M Khadas.com Something a little different Shenzhen Wesion Technology o., Ltd. Power tree & timings ate: Tuesday, November, 0 V. esigned by: Gouwa 0 Power Tree : Power On Sequence : WPM0 Max V V.US

More information

WiFi 模组 (SIO ) U L-W0MS.V 0uF/0V R 0 0uF/0V WiFi_V 0.uF S0_LK R S0_ S0_ S0_M S0_0 S0_ T T M LK T0 T WKEUP_OUT WKEUP_IN NT 0 PN POWER Thermal P WKEUP_O

WiFi 模组 (SIO ) U L-W0MS.V 0uF/0V R 0 0uF/0V WiFi_V 0.uF S0_LK R S0_ S0_ S0_M S0_0 S0_ T T M LK T0 T WKEUP_OUT WKEUP_IN NT 0 PN POWER Thermal P WKEUP_O VIO URT0_IN URT0_OUT R0.K R.K 0.uF 0.uF IS_ IS_ IS_ IS_ IS_HS IS_VS IS_PLK IS_SL IS_S SPI0_LK SPI0_TX SPI0_S0 SPI0_RX VIO VK U IS_ IS_ IS_ IS_ IS_HSY IS_VSY IS_PLK IS_SL IS_S 0 SSI0_LK SSI0_TX SSI0_S0

More information

tiny6410sdk

tiny6410sdk oreoard S RST V_V [] V [] V [] V [] V [] V [] V [] V [] V [] V [] VEN [] VSYN [] VLK [] VUS [] OTGI [] OTGM [] OTGP [,] IN [,] IN [] IN0 [] WIFI_IO [] S_LK [] S_n [] S_T0 [] S_T [] OUT0 [] XEINT0 [] XEINT

More information

stm32_mini_v2

stm32_mini_v2 US Mirco S SIO US Power:V Power:.V STMF0VET GPIO TFT SPI URT RJ ENJ0SS SPI Flash lock iagram Size ocument Number Rev STM-Lite-V.0 Ver.0 ate: Friday, June 0, 0 Sheet of 0.0uF R M V - + S J MP-0 V_PWR R

More information

LLW2273C(158)-7寸_V4

LLW2273C(158)-7寸_V4 MU REVISION REOR LTR EO NO: PPROVE: TE: L_HSYN L_ L_ L_ L_ Q Q Q Q Q Q0 Q Q QS QM KN K R_KE R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_REF R_WE Voltage & Max urrent & Min Linewidth Netlist V urrent > 00m > 00m Linewidth

More information

q918_0422

q918_0422 M P POWER WIRE WITH INITE above miles above miles above miles above miles No indicate Under needs (,) T_HOST_WKE WIFI_ WIFI_ WIFI_ WIFI_ WIFI_LK WIFI_M WIFI_HOST_WKE WIFI_REG_ON U RK/RK SIO_ SIO_ SIO_

More information

rd4780_grus_debug_v1.0_end

rd4780_grus_debug_v1.0_end J Ethernet on J US ON S S S S S S S S R_N WE_N ETHERNET_INT ETHERNET_S_N ETHERNET_RST ETHERNET_M RST_N TO_TX TRST_N TK TMS TI_RX US_PWEN P M LKK T-V.V WiFi_IO.V T-V WiFi_IO.V J WIFI&GPS.V T_WKE GPS_OS_EN

More information

Microsoft Word - L20AV6-A0维修手册.DOC

Microsoft Word - L20AV6-A0维修手册.DOC L0V-0 电路原理图 V V ROMOEn ROMWEn RESETn [..] R 00K UWPn 0 R 00K 0 U E OE WE RP WP YTE 0 0 Flash_M ROM VPP V 0 0 0 FEn 0 0 U V [0..] XP JMP V R 00K V SL S U SL S N0 N N V WP V NVRM IEn V R.K ROM EMULTOR PITH

More information

radxa_ver2

radxa_ver2 ONTENT INEXING P POWER WIRE WITH INITE 0. INEX 0.lock iagram 0.System Power 0.US OTG/HU 0.R 0.Flash/TF card 0.GPIO 08. HMI 09.LVS 0.amera/TP.RK000_S.RMII_00M No indicate above 80 miles above 0 miles above

More information

v3s_cdr_std_v1_1_

v3s_cdr_std_v1_1_ REVISION HISTORY Schematics Index: Revision escription ate rawn hecked P0: REVISION HISTORY P0: LOK P0: POWER TREE P0: GPIO SSIGNMENT P0: PU P06: POWER P07: MER-MIPI P08: RG L.7 P09: NOR NNFlash/TF ard

More information

6300A P-CARE

6300A P-CARE 远程高清 P-RE 硬件方案框图 SPI FLSH WQV(M) SRM ( M*bit) WGJH( M) URT & FTORY RESET 主时钟 MHZ( 无源 ) 复位 I US SNOV Step Motor/IR rive circuit SEP00 LQFP US0 WIFI Module MT0 HUMITURE SSOR HEER I I IIS PGE INEX PGE 00

More information

tsumv39lu for mtc v _?

tsumv39lu for mtc v _? MP LOUT# ROUT# E 0uF/V R LOUT_SP E 0uF/V R ROUT_SP /0 /0 LOUT LOUT- ROUT- ROUT N0 P/.MM MP-UOUTL0 MP-UOUTR0 MP-UOUTL0 MP-UOUTR0 R 0 0 R 0 L R R0 /K E 00uF/V V L 0.uF LOUT# ROUT# MUTE R E 0.uF 0uF/V 0.uF

More information

bmc171_v1

bmc171_v1 使用.0 寸 PU 屏 bit 的接法, 应去掉 L 和 L, 这两个口做为 GPIO 用于 US-OTG 的检测和控制注意 :.0 寸 PU 屏和. 寸 RG 屏 bit 接法有区别 0V VOM=.V L " -V V LHSY LE LLK LVSY L-EN PWM-L PWM-L L L L0 L L L L L L L0 L L L L L L L L L L L0 L L0 L L L

More information

untitled

untitled URT(ISP) LEs s UZZER, PWM_ URT(FULL) L(*) N US JTG N US US evice LPX RESET EEPROM 0M NET(S00) K SRM USER TEST RE M * M M NorFlash 0Pin User Extend Port M NandFlash F R(Ture IE Mode) POWER YL_LPX_SH_LOK

More information

E1D0-8N0837M

E1D0-8N0837M VS-OUT VS VG OMPONENT V V S RG/HV Y/Pb/Pr VS VS Y- LVS it Full H PNEL RF TUNER T HP&HP TV_VS Key-Ic NT R M R RM X HMI HMI PS TMS/-Ic HMI POWER US US-/- US TV UIO UIO GPIO YUV&VG V V -OUT UIO IE & PLL URT

More information

8R21_E15_

8R21_E15_ www.ma.com Modify - G G- R R- P PR- PR- Y PR- PR P Y- Y- PR Y- Y 0 SV_ 0 V- 0 V- 0 SV_Y 0 V- 0 V 0 V- 0 V- 0 V 0 V VS- VS TMS_V TMS_V,,,,_V _V,,,,,,,,0,, U-E VIN_0P 0 VIN_0N VIN_P VIN_N VIN_P VIN_N VIN_P

More information

nanopi-a

nanopi-a NanoPi Revision 0, First Release NanoPi- Size ocument Number Rev Title 0 ate: Thursday, ecember, 0 Sheet of LOK IGRM R * RM OS M MHz OS K K NN0/EMM NN KEY TF R S/MM0 HMI HMI US.0 HOST MIPI-SI US0 US RG

More information

rm-mpeg-187g ver1.0-3(1)

rm-mpeg-187g ver1.0-3(1) PU UG UG GXM_S9 LI VER:0-0- V_HPLL HPLL_EXT VSS_HPLL VIO_H GPIOH_0 (HMI_HP_O V) GPIOH_ (HMI_S_O V) GPIOH_ (HMI_SL_O V) GPIOH_ (GPIO_O V) GPIOH_ (SPIF_OUT // SPIF_IN) GPIOH_ GPIOH_ (JTG_TK // IS_M_LK) GPIOH_

More information

untitled

untitled 0755-82134672 Macroblock MBI6655 1 LED Small Outline Transistor 1A 3 LED 350mA 12V97% 6~36 Hysteretic PFM 0.3Ω GSB: SOT-89-5L (Start-Up) (OCP) (TP) LED Small Outline Package 5 MBI6655 LED / 5 LED MBI6655

More information

untitled

untitled 0755 85286856 0755 82484849 路 4.5V ~5.5V 流 @VDD=5.0V,

More information

untitled

untitled 2013/08/23 Page1 26 Ver.1.2 2013/08/23 Page2 26 Ver.1.2 2013/08/23 Page3 26 Ver.1.2 -JO8 DIM EN 5 GND GND -FA6 SOT23-6 6 SEN SW VIN 4 DIM 3 2 1 -GG5 VIN SEN GND DIM 5 SW 1 SOT89-5 4 3 2 TO-252 -HE5 VIN

More information

ORANGEPI-Winplus-V1_3

ORANGEPI-Winplus-V1_3 VERSION HISTORY Revision escription ate rawn hecked pproved Ver.0 Releas version 0-08- Ver. 增加升压模块 08 WIFI 部分更改为只兼容 P 和 8S 更改 WIFI SI 部分 PMU 供电 更改 HMI,PMU 供电 0-0- N R R,WIFI 电源部分 0--0 增加 R R R(N)R,VUS

More information

Protel Schematic

Protel Schematic Number evision Size ate: -ug- Sheet of File: :\WOWS\esktop\ 新建文件夹 \d-main.sch. rawn y: PN- L I SV S- MUT MUT PW L VS N T L uh L uh u/v u/v K k. p p K V S k K k V S K K K K P V S. u/v u/v L.uH p p.k V S.K.K.

More information

ci20_jz4780_v1.0

ci20_jz4780_v1.0 R The trace R_VREF is mils wide at least. R Power ecoupling apacitors MEM Power ecoupling apacitors Place near The Power Pins as lose as Possible Layout 时请尽量靠近 R 布局, 并保证 R 每个电源管脚放置一个去耦电容. 请尽量靠近 PU 布局 PU-

More information

9g10

9g10 ortez Lite R- oard esign TENT HEMTI Name. ontents, Revision History. Top Level. Inputs. IP Inputs. FLI. HMI. Frame tore. udio HEET. Power REVII HITORY ate -- uthor INGGUOMIN Ver omments raft Release. P#

More information

Microsoft Word - 32PFL5520_T3-32PFL5525_T3-42PFL5520_T3-42PFL5525_T3-46PFL5520_T3-46PFL5525_T3.doc

Microsoft Word - 32PFL5520_T3-32PFL5525_T3-42PFL5520_T3-42PFL5525_T3-46PFL5520_T3-46PFL5525_T3.doc . PFL0/T PFL/T GP0W00S G00F0ST 0G 0D S F0 FUSE- N0 SOKET T.0AH/0V R0 0K /W 0 I0 AP00DG- 0NF 0 0 D D R0 0NF D D 0K /W MH MH R0 M % /W- R0 0K- R0 0K /W 0 0V YP SHARP"&PHS" 0G 00 PHS " 0G 00 T P V ( Top Vicory

More information

37e29_ _02

37e29_ _02 SPI FLSH I SPI_S# I_M0_SL SPI_S# I_M0_SL SPI_SK I_M0_S SPI_SK I_M0_S SPI_I I_M_S SPI_I I_M_S SPI_O I_M_SL SPI_O I_M_SL R R_Q[:0] R_Q[:0] R_[:0] R_[:0] PNEL R_[:0] TEN R_[:0] TEN TEP R_QS[:0] TEP TEN R_QS[:0]

More information

BB.3

BB.3 I IURNA L S AN S ï EK VOA ó N m 8 ç 6-8 1 园 叫团团回国 J m l ll m i h M t m t ik i E v l i P g l l A i r L i m b h - T k l ik d i K t T m g i d T r p tc P g r h P r r m P r S t d i T g r T r h d p p r b h K

More information

mrt v1.0

mrt v1.0 XTLO XTLI XTLI XTLO URT_TX URT_RX TP_SEL TRST_N TMS TI TO TK TMS TRST_N TK TP_SEL TI TO NN_LE VINETI_RST# I_T SPI_SS SPI_MISO SPI_MOSI SPI_SLK GN_PLL GN_PLL GN_P I_LK GN_PLL GN_P GN_PLL EMI_OE# ETH-PHY_TX

More information

Protel Schematic

Protel Schematic J SP0-. 0 To SP oard J SP-. 0 To SP oard. TRX PWR_SW PN0YR N N N N N TTL_TX TTL_RX 0 PWR_RP 0 0 0 0 R 00R R0 00R R 00R R 00R L 0uH L 0uH L 0uH L 0uH L 0uH L 0uH J PJ-ST- M&PTT J PJ-ST- uto Key J SP0-.

More information

VGA-LCD

VGA-LCD PL GRPHIS OR Revision 0. 0..00 Index Group Main Page PL SRM VG S-VIEO L Revision 0. System rchitecture Top lock Main Main 0.0.00 PU 外部 MU 控制 PL SRM VG TFT. L Memory 显存 URT 串口 0..00 开始布线 PL 控制核心 GRPH VG

More information

8tag32

8tag32 ortez ite R- oard esign www.ma.com TENTS REVISI ISTORY SEMTI Name SEET ate uthor Ver omments. ontents, Revision istory -- INGGUOMIN raft Release. P# -. Top evel. Inputs. IP Inputs. FI. MI. Frame Store.

More information

Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin.

Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin. Features Wide 3.6V to 32V Input Voltage Range Output Adjustable from 0.8V to 30V Maximum Duty Cycle 100% Minimum Drop Out 0.6V Fixed 300KHz Switching Frequency 12A Constant Output Current Capability Internal

More information

I 宋 出 认 V 司 秋 通 始 司 福 用 今 给 研 除 用 墓 本 发 共 柜 又 阙 杂 既 * *" * " 利 牙 激 I * 为 无 温 乃 炉 M S H I c c *c 传 统 国 古 代 建 筑 的 砺 灰 及 其 基 本 性 质 a 开 始 用 牡 壳 煅 烧 石 灰 南

I 宋 出 认 V 司 秋 通 始 司 福 用 今 给 研 除 用 墓 本 发 共 柜 又 阙 杂 既 * * *  利 牙 激 I * 为 无 温 乃 炉 M S H I c c *c 传 统 国 古 代 建 筑 的 砺 灰 及 其 基 本 性 质 a 开 始 用 牡 壳 煅 烧 石 灰 南 尽 对 古 证 K 避 不 B 要 尽 也 只 得 随 包 国 古 代 建 筑 的 砺 灰 及 其 基 本 性 质 传 统 国 古 代 建 筑 的 顿 灰 及 其 基 本 性 质 李 黎 张 俭 邵 明 申 提 要 灰 也 称 作 贝 壳 灰 蜊 灰 等 是 煅 烧 贝 壳 等 海 洋 生 物 得 的 氧 化 钙 为 主 要 成 分 的 材 料 灰 作 为 国 古 代 沿 海 地 区 常 用 的 建

More information

物品重量分級器.doc

物品重量分級器.doc Ω Ω Ω Ω Ω Ω Ω 9 A R = Ω Ω + - - + R = A R = - ρ A A R = + A A R = A ρ Ω = + A A A - R + + = + = ρ ) A A ) ( A R ( + + = + + = A ) A R (+ R R = R R = F F Active Dummy V Active Dummy ± ± ± mv = mv ±

More information

SOT-223: 1 GND 2 Vout 3 Vin 1 Adj. 2 Vout 3 Vin BL CX 1.8 V SOT-223 BL CX 2.5 V SOT-223 BL CX 2.85 V SOT-223 BL CX 3.3 V SOT-2

SOT-223: 1 GND 2 Vout 3 Vin 1 Adj. 2 Vout 3 Vin BL CX 1.8 V SOT-223 BL CX 2.5 V SOT-223 BL CX 2.85 V SOT-223 BL CX 3.3 V SOT-2 1A BL1117 1.8V 2.5V 2.85V 1A 3.3V 5V 1.2V BL1117 1A Vout 1.8V,2.5V,2.85V,3.3V,5V ±1 15V 1.25V~13.8V 0.2 BL1117 0.4 BL1117-50 140 TA -50 ~140 1% BL1117 SOT-223,TO- 252,TO-220 LCD LCD TV DVD ADSL BL1117-XX

More information

因 味 V 取 性 又 鸟 U 且 最 大 罗 海 惜 梅 理 春 并 贵 K a t h l ee n S c h w e r d t n er M f l e z S e b a s t i a n C A Fe rs e T 民 伊 ' 国 漳 尤 地 视 峰 州 至 周 期 甚 主 第 应

因 味 V 取 性 又 鸟 U 且 最 大 罗 海 惜 梅 理 春 并 贵 K a t h l ee n S c h w e r d t n er M f l e z S e b a s t i a n C A Fe rs e T 民 伊 ' 国 漳 尤 地 视 峰 州 至 周 期 甚 主 第 应 国 ' 东 极 也 直 前 增 东 道 台 商 才 R od e ric h P t ak 略 论 时 期 国 与 东 南 亚 的 窝 贸 易 * 冯 立 军 已 劳 痢 内 容 提 要 国 与 东 南 亚 的 窝 贸 易 始 于 元 代 代 大 规 模 开 展 的 功 效 被 广 为 颂 扬 了 国 国 内 市 场 窝 的 匮 乏 窝 补 虚 损 代 上 流 社 会 群 体 趋 之 若 鹜 食 窝

More information

Protel Schematic

Protel Schematic 0_S0(addr_data) 0_S0(addr_data) 0_ 0_ 0_S0(IO ) 0_S0(IO ) 0_Power_JTG 0_Power_JTG 0_S0(IO ) 0_S0(IO ) 0_S0(Power) 0_S0(Power) Mini0 Ver: 0_Memory 0_Memory esigned by FriendlyRM in Guangzhou ll rights reserved

More information

untitled

untitled Macroblock 6~36 1A - (PWM) - (PWM) 1,024 3 LED 350mA12V 97% Hysteretic PFM 0.3Ω (UVLO)(Start-Up)(OCP) (TP) LED 6 PCB Mini Small Outline Package GMS : MSOP-8L-118mil Small Outline Package GD: SOP8L-150-1.27

More information

P3B-F Pentium III/II/Celeron TM

P3B-F Pentium III/II/Celeron TM P3B-F Pentium III/II/Celeron TM 1999 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 13 R PS2 KBMS USB COM1 COM2 JTPWR ATXPWR PWR_FAN CPU_FAN Row 0 1 2 3 4 5 6 7 DSW JP20

More information

Stability for Op Amps

Stability for Op Amps R ISO CF Tim Green Electrical Engineering R ISO CF CF Output Pin Compensation R ISO Tina SPICE Tina SPICE V OUT V IN AC Tina SPICE (Transient Real World Stability Test)23 R O /40V OPA452 (piezo actuator)

More information

tbjx0164ZW.PDF

tbjx0164ZW.PDF F = k Q Q r F = k Q = k Q r r Q Q = Fr k = C 0 5 C 9 0 5 Q 0 3 n = = 9 = 65. 0 e 6. 0 4 3 A B 7 7 9 6 C D 7 7 F = k q 7q = k 7q r r q + 7q = 4q F = k 4q 4q = k 6q r r F = 6 F 7 7q q = 3q s c = t s c =

More information

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi SPHE8202R Design Guide V2.0 JUN, 2007 19, Innovation First Road Science Park Hsin-Chu Taiwan 300 R.O.C. Tel: 886-3-578-6005 Fax: 886-3-578-4418 Web: www.sunplus.com SPHE8202R Design Guide Important Notice

More information

勤 學 * 卓 越 * 快 樂 成 長 本 校 在 老 師 群 策 群 力 共 同 討 論 下, 型 塑 了 學 校 願 景 : 勤 學 卓 越 快 樂 成 長 ( 一 ) 勤 學 運 用 真 的 力 量 培 養 勤 學, 以 語 文 教 為 基 礎 紮 根 ( 二 ) 卓 越 利 用 美 的 感

勤 學 * 卓 越 * 快 樂 成 長 本 校 在 老 師 群 策 群 力 共 同 討 論 下, 型 塑 了 學 校 願 景 : 勤 學 卓 越 快 樂 成 長 ( 一 ) 勤 學 運 用 真 的 力 量 培 養 勤 學, 以 語 文 教 為 基 礎 紮 根 ( 二 ) 卓 越 利 用 美 的 感 桃 園 市 復 旦 國 民 小 學 104 學 年 度 學 校 課 程 計 畫 壹 依 據 貳 目 的 一 教 基 本 法 第 13 條, 國 民 教 法 第 4 條 二 教 部 92 公 佈 之 國 民 中 小 學 九 年 一 貫 課 程 綱 要 三 桃 園 市 政 府 推 動 國 民 中 小 學 九 年 一 貫 課 程 實 施 計 畫 四 桃 園 市 政 府 97.5.29 府 教 數 字 第

More information

PowerPoint Presentation

PowerPoint Presentation Y Pr Y IN IN IN IN G S X X - - - SI R L N L uh/ pin/.mm L ST U OZ L FOR PNEL E LX L FOR PNEL SIN -. RXE E M S R K LX R K _. E RXE- E- U ME PNEL_ S _. E- RXE E L E EN R _. E RXE- E- L E.uF uf P uf.uf.uf.uf.uf.uf.uf.uf

More information

New Doc 1

New Doc 1 U N I V E R SI T Y O F M A L ; 1ï i l i dvol 1 l 2 0 1 8 w 1a1 p&t«apa«ridia ti p E g s l am an Pt d1an h Ma @Mi u Ooam a1 ol am S1udl es} ]111 / 2 1 Dr Mo11an a Daw 11a mai amy 1 P r o f e s s o r D r

More information

f 0, : = jπfl Z C f 0, (ESR) A C = ε r ε 0 d (d) (A) 4 (ESR) (L) (Z C ) (Z C ) 4 (f 0 ) # (C) (L) :, f 0 = π LC f 0, 5 PCB (V IN ) (R L ) ESL, V IN R

f 0, : = jπfl Z C f 0, (ESR) A C = ε r ε 0 d (d) (A) 4 (ESR) (L) (Z C ) (Z C ) 4 (f 0 ) # (C) (L) :, f 0 = π LC f 0, 5 PCB (V IN ) (R L ) ESL, V IN R PCB (, 000) : PCB PCB PCB PCB PCB Basic PCB Layout Guidelines for On Board Power Supply Development Chen Zhou Semtech International AG, Shanghai Abstract: PCB layout of on board power supply is one of

More information

,, ( ) ( ) ( ) 12, :,,,,,,,,,,,,,,,,, (CIP) /,. 2. :, ISBN :. TH CI P ( 2000 )44124 () ( ) : : :

,, ( ) ( ) ( ) 12, :,,,,,,,,,,,,,,,,, (CIP) /,. 2. :, ISBN :. TH CI P ( 2000 )44124 () ( ) : : : 2 1 () ,, ( ) ( ) ( ) 12, :,,,,,,,,,,,,,,,,, (CIP) /,. 2. :,2004 21 ISBN7-313 - 02392-8............ :. TH CI P ( 2000 )44124 () ( 877 200030 ) : 64071208 : :787mm1 092mm 1/ 16 : 24 :585 2000 11 1 2004

More information

Layout 1

Layout 1 P&P P&P 1989 ESSEX P&P Onyx Onyx P & P ISO9001 2000 P&P P & P 1 Finch Drive, Springwood Ind Est, Braintree, Essex, UK, CM7 2SF +44 0 1376550525 +44 0 1376552389 info@p-p-t.co.uk 88 215217 0086 512 63327966

More information

中国轮胎商业网宣传运作收费标准

中国轮胎商业网宣传运作收费标准 中 国 轮 胎 工 厂 DOT 大 全 序 号 DOT 国 家 工 厂 名 ( 中 文 ) 1 02 中 国 曹 县 贵 德 斯 通 轮 胎 有 限 公 司 2 03 中 国 唐 山 市 灵 峰 轮 胎 有 限 公 司 3 04 中 国 文 登 市 三 峰 轮 胎 有 限 公 司 4 08 中 国 安 徽 安 粮 控 股 股 份 有 限 公 司 5 0D 中 国 贵 州 轮 胎 厂 6 0F 中 国

More information

WT210/230数字功率计简易操作手册

WT210/230数字功率计简易操作手册 T0/0 数 字 功 率 计 操 作 手 册 I 040-0 第 版 目 录 第 章 第 章 第 章 功 能 说 明 与 数 字 显 示. 系 统 构 成 和 结 构 图... -. 数 字 / 字 符 初 始 菜 单... -. 测 量 期 间 的 自 动 量 程 监 视 器 量 程 溢 出 和 错 误 提 示... - 开 始 操 作 之 前. 连 接 直 接 输 入 时 的 测 量 回 路...

More information

(1) (32) (37) (47) (60) (69) (81) (90) (1l0) (127) (139) (154) (167) (176) (187) (207) (216) 1 (235) (241) (250) (259) (282) (291) (298) (305) (319) (330) (336) (340) (347) (351) (356) (361) (367) (375)

More information

Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family

Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family small, speedy, safe Eextremely modular Up to 64 modules per bus de Quick reaction time: up to 20 µs A new Member of the Cube Family Murrelektronik s modular I/O system expands the field-tested Cube family

More information

<4D F736F F D20A7F5AC77ACECA7DEC4B3A8C6A4E2A5552E646F63>

<4D F736F F D20A7F5AC77ACECA7DEC4B3A8C6A4E2A5552E646F63> R012 3066 {v ŽÇ l w w ç l... 1 m Ú ~... 2 ~ j ij ~... 2 v l ˆl... 4 { Ž Ú... 5 Ú... 7 v Ž i Ú mˆúf... 8 Ç Ž tf...14 v i f...15 v k i f...16 { {w v...17 l h...21 uˆ {mi...25 Ç pt v múu ~...26 u...27 ç l

More information

[1995] GB GBJ54-83

[1995] GB GBJ54-83 Code for design of low voltage electrial installations GB 50054-95 1996 6 1 [1995]325 1986 250 GB50054 95 GBJ54-83 1986 250 GBJ54-83 IEC 1 100055 1 0 1 1 0 2 500V 1 0 3 1 0 4 2 1 1 2 1 2 1 2 1 3 2 1 4

More information

a31_pad_std

a31_pad_std PU.0V./.V PUS ebug Value an Not be hanged. Vpp=.V.V V-PM-PUS=.V V-HMI=.0V V-HP=.0V V-MIPI=.0V V-US=.0V V-P=.0V V-RT=.0V V-PLL=.0V V-P=.0V 0 mil lose to. PUS-URX PUS-TMS PUS-TK PUS-TO PUS-TI PUS-URX PUS-TMS

More information

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin iml8683-220v C / 0W EVM - pplication Notes iml8683 220V C 0W EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication Circuit... 3 5. PCB

More information

(02)2809-4742 (02)2809-4742 27 28 (02)2809-4742 85 3 (02)3343-3300 156 12 (02

(02)2809-4742 (02)2809-4742 27 28 (02)2809-4742 85 3 (02)3343-3300  156 12 (02 3475 http://mops.tse.com.tw http://www.ic-fortune.com (02)2809-4742 denis.lee@ic-fortune.com (02)2809-4742 nanhui.lee@ic-fortune.com 27 28 (02)2809-4742 85 3 (02)3343-3300 http://www.fhs.com.tw 156 12

More information

WL100079ZW.PDF

WL100079ZW.PDF ε I x = r + R + R + R g o x = R ε + v v 2 v1 a = = t t t 2 1 R x { ( 1) ( 2)" " ( 3) ( 4), ( 5)" " ( 6) ( 7) ( 8)" " ( 9) ( 10) ( 11) ( 12) ( 13) ( 14) ( 15) ( 17) {

More information

B1B1z_ch_print.pdf

B1B1z_ch_print.pdf Since 1992 PLC B1/B1z www.fatek.com SoC PLC CPU (HLS) / FLASHSRAM BGA PLC SoC CPU I/O PCB SoC B1/ B1z PLC 01 SoC B1/B1z PLC PLC B1/B1z PLC B1/B1z PLC FBs PLC FBs PLC 02 03 04 AC 5 C 40 C 5 C 55 C -25 C

More information

<4D6963726F736F667420576F7264202D204E5352333032B3ACB8DFD1B9CFDFC2B7B1A3BBA4D7B0D6C3BCBCCAF5CAB9D3C3CBB5C3F7CAE956322E30322E646F63>

<4D6963726F736F667420576F7264202D204E5352333032B3ACB8DFD1B9CFDFC2B7B1A3BBA4D7B0D6C3BCBCCAF5CAB9D3C3CBB5C3F7CAE956322E30322E646F63> NSR3 超高压线路保护装置 技术使用说明书 NSR3..SY R9 V. 国电南瑞科技股份有限公司 NRI THNOLOGY VLOPMNT O.,LT. NSR3 超高压线路保护装置 技术使用说明书 版本 V. 编 写 刘 浩 戴列峰 伍小刚 姚吉文 苏 理 田小锋 审 核 俞 波 批 准 陈建玉 国电南瑞科技股份有限公司 9 年 7 月 重 要 提 示 感谢您使用国电南瑞科技股份有限公司的产品

More information

UIO OP PM0TR L 00 E L 00 E 00uF/V Vuf R OP_V K R K V R 0 OP_V 00uF/V V L 0uF.u 0uF MP_V 0uF 0.uF 0pF 0pF L 00 E L0 00 E MP_V.uF nf nf R- R ON0 U_MP-L

UIO OP PM0TR L 00 E L 00 E 00uF/V Vuf R OP_V K R K V R 0 OP_V 00uF/V V L 0uF.u 0uF MP_V 0uF 0.uF 0pF 0pF L 00 E L0 00 E MP_V.uF nf nf R- R ON0 U_MP-L TUNER_SL TUNER_S TUNER_SL TV-SIFM RF_G TV-SIFP _U-SW0-GPIO _RG-SW0-GPIO M_S M_SL TUNER_S GPIO0 GPIO V-TV V-TV V-TV V-TV V V-TV V-TV V-TV V-TV M_SL M_S _U-SW0-GPIO _RG-SW0-GPIO TV-SIFP TV-SIFM GPIO0 RF_G

More information

<49434F415220B0EABBDAB4BCBC7AABACBEF7BEB9A448AFE0A44FBB7BC3D24C6576656C2031AFC5BEC7ACECC344AE772E786C73>

<49434F415220B0EABBDAB4BCBC7AABACBEF7BEB9A448AFE0A44FBB7BC3D24C6576656C2031AFC5BEC7ACECC344AE772E786C73> 3 2 IOR 國 際 智 慧 型 機 器 人 能 力 認 證 Level 1 級 學 科 題 庫 2013.10.14. 公 佈 答 案 題 號 考 題 1 P 型 半 導 體 中 之 少 數 載 子 為 () 電 子 () 電 洞 () 正 離 子 () 負 離 子 2 P 型 半 導 體 與 N 型 半 導 體 結 合 時, 會 在 PN 接 合 面 上 形 成 空 乏 區, 則 空 乏 區

More information

RN5T566A

RN5T566A RN5T566A 产 品 规 格 书 版 本 1.3 2012.09.28 RICOH COMPANY, LTD. Electronic Devices Company 此 规 格 书 如 有 更 改, 不 另 行 通 知 2011-2012 版 本 1.3 第 1 页 目 录 1. 概 述... 3 2. 特 性... 3 3. 管 脚 配 置... 4 4. 结 构 框 图... 5 5. 管

More information

untitled

untitled Matrix StIM/SIM 020-100467-02 Matrix StIM/SIM 020-100467-02 Matrix StIM/SIM i ii Matrix StIM/SIM Matrix StIM/SIM iii Matrix StIM/SIM 1-1 1 : 1-2 Matrix StIM/SIM 1 : Matrix StIM/SIM 1-3 EM A FM A EM

More information

Ps22Pdf

Ps22Pdf ,,,, : : (010 ) 84043279 13801081108 : (010 ) 64033424 E - mail: dd@ hep.com.cn : 55 : 100009 21, 21,,,,,, 8 EWB EDA, (CIP).,.:,2003.2 ISBN 7-04 - 011860-2......... - - - -. TM CIP (2003)000543 010-64054588

More information

MICROMSTER 410/420/430/440 MICROMSTER kw 0.75 kw 0.12kW 250kW MICROMSTER kw 11 kw D C01 MICROMSTER kw 250kW E86060-

MICROMSTER 410/420/430/440 MICROMSTER kw 0.75 kw 0.12kW 250kW MICROMSTER kw 11 kw D C01 MICROMSTER kw 250kW E86060- D51.2 2003 MICROMSTER 410/420/430/440 D51.2 2003 micromaster MICROMSTER 410/420/430/440 0.12kW 250kW MICROMSTER 410/420/430/440 MICROMSTER 410 0.12 kw 0.75 kw 0.12kW 250kW MICROMSTER 420 0.12 kw 11 kw

More information

1 4 1890 1838 1846 1848 1862 1870 A A 2 1878 1887 3 6 6 7 1887 3 1782 1885 A 47 1817 1200 1800 B 1822 271 273 1887 1889 1911 1907 1907 100 2 32 34 17 64 8 900 1024 962 30 900 32 1024 960 1886

More information

2W R7*41 3* I O ^4!* C) 2DcD!O:4*+2,! -4) [Kb b4)_`x )C4) 2W W : 4 L2 :4 HI X^ * 4E# 2* 4 2 ] 42X$OI R 4 * W Lc -27M c 4 L ;>*-L/. 1 O ]4 3 D * ODc ^

2W R7*41 3* I O ^4!* C) 2DcD!O:4*+2,! -4) [Kb b4)_`x )C4) 2W W : 4 L2 :4 HI X^ * 4E# 2* 4 2 ] 42X$OI R 4 * W Lc -27M c 4 L ;>*-L/. 1 O ]4 3 D * ODc ^ DOI10.16034/j.cnki.10-1318/c.2016.01.018 2016-01-13 15:09:49 http://www.cnki.net/kcms/detail/10.1318.c.20160113.1509.036.html "2 & > [ \ a b c Z D0? +2 X3L45 b b "2c )6D a1 7T 8 RS 9 "2 : "2 "2a, ;a[ HD

More information

1GR 2GR 3GR 4GR 5GR 6GR A/C ABDC ABS ACC ALR API APV AT ATDC ATF B+ BBDC BTDC CAN CCM CM CPU DC DLC DRL DSC DTC EBD EC-AT ELR EPS F/P FP1 1 FP2 2 FS G

1GR 2GR 3GR 4GR 5GR 6GR A/C ABDC ABS ACC ALR API APV AT ATDC ATF B+ BBDC BTDC CAN CCM CM CPU DC DLC DRL DSC DTC EBD EC-AT ELR EPS F/P FP1 1 FP2 2 FS G 00 01 02 / 03 04 05 06 07 08 09 1GR 2GR 3GR 4GR 5GR 6GR A/C ABDC ABS ACC ALR API APV AT ATDC ATF B+ BBDC BTDC CAN CCM CM CPU DC DLC DRL DSC DTC EBD EC-AT ELR EPS F/P FP1 1 FP2 2 FS GND GPS HI HU IC IG

More information

IEC A( ) B C D II

IEC A( ) B C D II ICS 13.120 K 09 GB 4706.1 2005/IEC 60335-1:2004(Ed4.1) 1 Household and similar electrical appliances- Safety General requirements IEC60335-1 2004 Ed4.1,IDT 2005-08-26 2006-08-01 IEC 1 2 3 4 5 6 7 8 9 10

More information

FM1935X智能非接触读写器芯片

FM1935X智能非接触读写器芯片 FM33A0xx MCU 2017. 05 2.0 1 (http://www.fmsh.com/) 2.0 2 ... 3 1... 4 1.1... 4 1.2... 4 1.3... 5 1.3.1... 5 1.3.2... 5 1.4... 8 1.4.1 LQFP100... 8 1.4.2 LQFP80... 9 1.4.3... 9 2... 15 2.1 LQFP100... 15

More information

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur iml8683-220v C / 4W Down-Light EVM - pplication Notes iml8683 220V C 4W Down Light EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication

More information

untitled

untitled DOP www.deltaww.com DOP (RS232/RS485/ RS422) DOP USB SD 30 100 PLC Best Performance Huma Beautiful Display Beneficial Feature 1 DOP LED 65536 2D n Machine Interface s 2 DOP-B DOP-B 4.3 inches Wide B03S211

More information

该 奈 自 受 PZ 多 透 soc i e B t h y. y t is NA YL OR exp os ed t h a t b e i n g wh o res or sa in t es s e s we r e m ad e n b ot om. M ean wh i l e NA YL

该 奈 自 受 PZ 多 透 soc i e B t h y. y t is NA YL OR exp os ed t h a t b e i n g wh o res or sa in t es s e s we r e m ad e n b ot om. M ean wh i l e NA YL 探 性 通 性 圣 重 ' 颠 并 格 洛 丽 亚 奈 勒 小 说 贝 雷 的 咖 啡 馆 对 圣 经 女 性 的 重 写 郭 晓 霞 内 容 提 要 雷 的 咖 啡 馆 中 权 社 会 支 配 的 女 性 形 象 美 国 当 代 著 名 黑 人 女 作 家 格 洛 丽 亚 过 对 6 个 圣 经 女 性 故 事 的 重 写 奈 勒 在 其 小 说 贝 覆 了 圣 经 中 被 父 揭 示 了 传 统

More information

s p o r t o w e j n a w i e r z c h n i s y n t e t y c z n, e jp o l i u r e t a n o w e j z o o n e j z n a s t p u j c e j k o n s t r u k c j i a

s p o r t o w e j n a w i e r z c h n i s y n t e t y c z n, e jp o l i u r e t a n o w e j z o o n e j z n a s t p u j c e j k o n s t r u k c j i a G d y n i a B u d o w a b o i s k a w i e l o f u n k c y j n e g o o n a w i e r z c h n i p o l i u r e t a n o w e j p r z y Z e s p o l e S z k H o t e l a r s k o- G a s t r o n o m i c z n y c h

More information

Comp-AC ACS to 2.2 kw

Comp-AC ACS to 2.2 kw Comp-AC ACS100 0.12 to 2.2 kw ACS 100 3BFE 64307622 R0125 3ABD00008839 C 2002 11 20 2000 ABB Industry Oy ACS 100 5 (U c+, U c- ) G! (U1, V1, W1 U2, V2, W2 U c+, U c- )! ACS400 ( RO1, RO2, RO3)! ACS100!

More information

NANO COMMUNICATION 23 No.3 90 CMOS 94/188 GHz CMOS 94/188 GHz A 94/188 GHz Dual-Band VCO with Gm- Boosted Push-Push Pair in 90nm CMOS 90 CMOS 94

NANO COMMUNICATION 23 No.3 90 CMOS 94/188 GHz CMOS 94/188 GHz A 94/188 GHz Dual-Band VCO with Gm- Boosted Push-Push Pair in 90nm CMOS 90 CMOS 94 NANO COMMUNICATION 23 No.3 90 CMOS 94/188 GHz 23 90 CMOS 94/188 GHz A 94/188 GHz Dual-Band VCO with Gm- Boosted Push-Push Pair in 90nm CMOS 90 CMOS 94/188GHz LC class-b 0.70 0.75 mm 2 pad 1 V 19.6 ma (ƒ

More information

FT-1907_Manual_Page_01-82.indd

FT-1907_Manual_Page_01-82.indd FT-1907R CH N 2-5-8 PARKSIDE BUILDING 140-0002 FT-1907R... 1... 2... 3... 3... 3... 4... 4... 4... 5... 6... 7... 8... 8... 9... 9... 10... 12... 13... 14 /... 14... 14... 14... 15 1... 15 2... 15 3...

More information

untitled

untitled 198 1375 1378 EN/IE 1384 19 U D I/O8/10/16/0/4 /3I/O19 41 415 430... 430... 431... 43 UI/O... 433-01... 434 -D11... 436 -T001/T101... 437 ompobus/ I/O -RT1... 438 -IF1... 439 /R-3 -IF01-V1... 441 R-4/R-3

More information

... 2 SK SK Command KA 9000 COM... 9 SK / SK / Autolock SK

... 2 SK SK Command KA 9000 COM... 9 SK / SK / Autolock SK SK 9000 ... 2 SK 9000... 4... 4... 5 SK 9000... 7... 9 Command KA 9000 COM... 9 SK 9000... 10 / SK 9000... 10 / Autolock... 12... 13... 14 SK 9000... 17... 18... 19... 19... 20 SK 9000... 20 ZH RU PT NL

More information

bingdian001.com

bingdian001.com Q/ZTT 1009-2014 ( ) V 1. 0 2 0 1 5-0 1-0 6 2 0 1 5-0 1-0 8 I 1... 1 2... 1 3... 5 3.1... 5 3.2... 6 3.3... 7 3.4... 7 3.5... 8 4... 8 4.1... 8 4.2... 11 4.3... 14 5... 14 5.1... 14 5.2... 14 5.3... 16

More information

EMI LOOPS FILTERING EMI ferrite noise suppressors

EMI LOOPS FILTERING EMI ferrite noise suppressors (HighSpeedBoardDesign) (HIGHSPEEDBOARDDESIGN) 1 1 3 1.1 3 1.1.1 3 1.1.2 vs 4 1.1.3 5 1.1.4 8 1.2 9 1.2.1 9 1.2.2 vs 1 1.3 1 1.3.1 11 1.3.1.1 11 1.3.1.2 12 1.3.1.3 12 1.3.1.4 12 1.3.1.5 12 2. 2.1 14 2.1.1

More information

orange_pi-lite-v1_1

orange_pi-lite-v1_1 REVISION HISTORY Schematics Index: Revision Ver.0 escription Initial ate 0-0-06 rawn hecked ORNGE_PI_P_Ver.0 0-0-9 Initial ORNGE_PI_P 修改内容 : 删除 WIFI 模块及相应电源模块 删除 U(US HU) US 模块及相应电源模块 删除摄像头部分的电源模块 删除按键

More information

untitled

untitled 8.1 f G(f) 3.1.5 G(f) f G(f) f = a 1 = a 2 b 1 = b 2 8.1.1 {a, b} a, b {a} = {a, a}{a} 8.1.2 = {{a}, {a, b}} a, b a b a, b {a}, {a, b}{a} {a, b} 8.1.3

More information

SM-A7000 Android SM-A7009 Android SM-A700F Android SM-A700FD Android Galaxy A7 (2015) SM-A700FQ Android SM-A70

SM-A7000 Android SM-A7009 Android SM-A700F Android SM-A700FD Android Galaxy A7 (2015) SM-A700FQ Android SM-A70 SM-A3000 Android 5.0 2.3 SM-A3009 Android 5.0 2.3 SM-A300F Android 5.0 2.3 SM-A300FU Android 6.0 2.6 Galaxy A3 (2015) SM-A300G Android 5.0 2.3 SM-A300H Android 5.0 2.3 SM-A300HQ Android 5.0 2.3 SM-A300M

More information

Rc T 20...O a ø6ø SI SI R W Y Z S V R[] W[] R[S] [S]R [S]R R[V]

Rc T 20...O a ø6ø SI SI R W Y Z S V R[] W[] R[S] [S]R [S]R R[V] 1 R W R 20 20 R20 R R 20 1/2 W 20 W20 W W 20 1/2 R 20 20 R20 R R 1/2 R 20 20 R20 R R 20 1/2 W 20 20 W20 W W 1/2.R.. 20. 20. 20. 20.11 20.13 R20.20 R20.2 W20.31 W20. 2 03 1 Rc T 20...O. 0.020.2a ø6ø SI

More information

D1DA-8S0239E780E-0000

D1DA-8S0239E780E-0000 in order to add STR circuit_0.0._lynn add resistor for lvds,del N 0.0., change list Size ocument Number Rev Revision History.0 ate: Wednesday, pril, 0 Sheet of NET / V_Normal U V_Normal LO L-JUST PWR-ON/OFF

More information

制动踏板

制动踏板 : 00 01 AI 2006 VIN LFPH5ABC469010138 相 关 资 料............................................... FNB011C.................................. FRB011C2................................. FRB011C3 车 身 手 册........................................

More information

bingdian001.com

bingdian001.com TSM12M TSM12 STM8L152C6, STM8L152R8 MSP430F5325 whym1987@126.com! /******************************************************************************* * : TSM12.c * : * : 2013/10/21 * : TSM12, STM8L f(sysclk)

More information