USB
- 1 -
- 2 -
- 3 -
- 4 -
- 5 -
- 6 -
- 7 -
DES Module FSM CONTROLLER 8 6 8 Key ROM 8 8 Data_in RAM Data_out RAM 8 USB Board - 8 -
- 9 -
- 10 -
- 11 -
- 12 -
USB device INF Windows INF Device Function code - 13 -
WinDriver Function data data Win32 compiler BCBVC User file / - 14 -
Driver WinDriver USB 5 endpoint pipe function code A. USB_LocateAndOpenDevice( ) B. USB_WritePipe02( ) C. USB_WritePipe03( ) D. USB_ReadPipe82( ) A function- USB device USB device handle B function- Pipe02 Pipe02 C function- Pipe03 Pipe03 D function- - 15 -
- 16 -
- 17 -
- 18 -
- 19 -
- 20 -
- 21 -
- 22 -
VHDL (1) VHDL ASIC VHDL (2) ( Flexibility ) VHDL VHDL VHDL VHDL - 23 -
(3) ( Design Description Style ) VHDL 2 bits ( Netlist ) u1xor2 PORT MAP ( a ( 0 )b ( 0 )x ( 0 ) ) u2xor2 PORT MAP ( a ( 1 )b ( 1 )x ( 1 ) ) unor2 PORT MAP ( x ( 0 )x ( 1 )eq ) sequential statements if a = b then eq <= 1 ; else eq <= 0 ; end if; concurrent statements eq<= 1 WHEN a=b ELSE 0 booleen equaton eq <= (a(0) XOR b(0) NOR (a(1) XOR b(1)); (4) ( Portability ) VHDL - 24 -
( ENTITY) ENTITY VHDL (ARCHITECTURE ) schematics VHDL symbols - 25 -
( PACKAGE ) VHDL (subprograms) ( procedure ) VHDL ( ATTRIBUTE ) ( data object ) ( GENERIC ) VHDL NAND NAND Generic NAND - 26 -
( DATA TYPES ) VHDL VHDL ( SUB-PROGRAMS ) VHDL ( FUNCTIONS ) ( PROCEDURES ) ( PROCESS ) Process VHDL process sequential statements ( CONFIGURATIONS ) VHDL CONFIGURATION - 27 -
- 28 -
IN ( 1.1 2.0 OUT ) PC PC ( ) - 29 -
USB USB Universal Series Bus PC USB PC 90 PC PC PC USB 480 Mbps( High Speed) 12 Mbps( Full Speed)1.5Mbps( Low Speed) USB (A to B Cable Assembly)Type A Host ( ) Type B Device ( ) USB (Hub) (Root USB 127 USB USB PC - 30 -
USB (1) (Plug-and-Play) (2) 127 (3) (Hot Attach & Detch) (4) PC (5) 12Mbps - 31 -
- 32 -
- 33 -
- 34 -
- 35 -
- 36 -
- 37 -
- 38 -
- 39 -
- 40 -
- 41 -
- 42 -
- 43 -
- 44 -
USB - 45 -
- 46 -
- 47 -
USB DRIVER WinDriverCypressQuartus WinDriver USB DRIVER USB - 48 -
- 49 -
- 50 -