4 26 Silver Interconnect Technology Intel 22 Fin FET Abstract In view of commercial electronic product requirements, the integration circuit (IC

Size: px

Start display at page:

Download "4 26 Silver Interconnect Technology Intel 22 Fin FET Abstract In view of commercial electronic product requirements, the integration circuit (IC"

秃昌
5 years ago
Views:

1 4 26 Silver Interconnect Technology Intel 22 Fin FET Abstract In view of commercial electronic product requirements, the integration circuit (IC) manufacturing technology needs to keep moving to fulfill multiple purposes. Not only the architecture of device changes from planar 2D to 3D for high speed, low power operation but also the breakthrough of functional materials in special process provides higher feasibility in device performance enhancement. In past decade, better performance was achieved using copper in place of aluminum. We wonder that Cu

2 NANO COMMUNICATION 20 No.1 27 will be still suitable for next 10 years or be replaced by another new material, like silver, carbon nanotube, graphene or photonic interconnect technology. In this paper, we will introduce the challenges of Cu when scaling and the potential for silver in interconnect application. Keywords Interconnect Copper Silver Electromigration Thermal Diffusion 1997 IBM Cu Damascene Ta TaN Low k Dielectric Electro-chemical Deposition, ECD Chemical-mechanicalpolishing, CMP 1 ITRS [1] Damascene Double Patterning 1 Spacer Defined Overlay Error Re-work EUV E-beam Throughput % EUV 60% EUV EUV 2014 EUV EUV 1 [1] Year of Production Metal 1 wiring pitch (nm) Metal 1 wining half-pitch (nm) [Based on Hans update (row above)] Metal 1 A/R (for Cu) Barrier/cladding thickness (for Cu Metal 1 wiring) (nm)[3]

$TaN\Ta 5$ [2] 10

3 Profile PVD TaN\Ta PVD 5 [2] 10 PVD [3] 3 微縮化 3

$NANO COMMUNICATION 20 No.1 29 TaN\Ta Atomic Layer Deposition, ALD Ru Self-form MnO x MnSiO x 2 1.$

4 NANO COMMUNICATION 20 No.1 29 TaN\Ta Atomic Layer Deposition, ALD Ru Self-form MnO x MnSiO x µω-cm PVD CVD [4] 4 SiO 2 TaN Cu Ta 4 2 Properties/Metal Cu Ag Au Al W Resistivity (µω-cm) Melting point ( o C) 1, , ,387 Thermal conductivity (W cm -1 ) Corrosion in Air Poor Poor Excellent Good Good Adhesion with SiO 2 Poor Poor Poor Good Poor Dry etch process No No No Yes Yes Diffustivity in Si (cm 2 /s) (at 400 o C) 2.3 X10-3 e -1.6/KT 1.39 X X 10-2 e -1.0/KT 2.46 X Ag < Au < Cu Al < Ag Process (dry) CVD/PVD/ALD CVD/PVD/ALD CVD/PVD/ALD CVD/PVD/ALD CVD/PVD/ALD Process (wet) ECD/E-less ECD/E-less

4 30 4 Cu Si Cu IC IBM IMEC Tungsten Plug

$Process Window 35 5 [5] 5 µm TaN\Ta Cu Ru$

5 Cu Si Cu IC IBM IMEC Tungsten Plug ~2 5 CVD-Ru >5 ~10 Ru PVD Overhang e-gun Process Window 35 5 [5] 5 µm TaN\Ta Cu Ru Channel 10 6 Ag/Ti/Si (a) (b) 500 (c) 700

6 NANO COMMUNICATION 20 No.1 31 [6] 7 TiN Ti TiN TaN TiW [7] 6 Ti (b) 700 (c) Ti 5 TiN Thermal Budget 12 TiN SiO 2 TiW [8] TiW 600 {111} TaN x-ray [9] TaN 650 {111} TaN TaN TiW TaN TiW PVD 7 Ag/TiN/Si TiN 20 ALD ALD Markku Leskela ALD Precursor ALD-Ag [10,11] µωcm Bulk = 8 Ag/TaN X-ray 1.59 µω-cm

7 Ag SiO 2 TiW Sample Orientation As-dep 400 o C 600 o C Random Ag/SiO 2 {200} + {511} {111} Random Ag/W-Ti {200} + {511} {111} Grain Boundary InterfaceScattering ALD 2002 M. Hauder 2005 R. Emling [12,13] µω-cm 5.25 µω-cm % R. Emling 20% 4.2 µω-cm Si [1] ITRS, 2011 [2] C. Zhao et al., Failure Mechanisms of PVD Ta and ALD TaN Barrier Layers for Cu Contact Applications, Microelectronic Engineering, v.84, pp , [3] Mike Mayberry, Peering through the Technology Scaling Fog, Symp. of VLSI, [4] M. Hauder et al., Scaling Properties and Electromigration Resistance of Sputtered Ag Metallization lines, Appl. Phys. Lett., v.78, pp , [5] B. S. Haran et al., 22 nm Technology Compatible Fully Functional 0.1 µm 2 6T-SRAM Cell, Proc. of IEDM, [6] O. Akhavan et al., Thickness Dependence on Thermal Stability of Sputtered Ag Nanolayer on Ti/Si(100), Applied Surface Science, v.254, pp , [7] L. Gao et al., Thermal Stability of Titanium Nitride Diffusion Barrier Flms for Advanced Silver Interconnects, Microelectronic Engineering, v.76, pp , 2004.

8 NANO COMMUNICATION 20 No.1 33 [8] S. K. Bhagat et al., Texture Formation in Ag Thin Flms: Effect of W-Ti Diffusion Barriers, J. Appl. Phys., v.104, pp , [9] Daniel Adams et al., Effectiveness of Reactive Sputterdeposited Ta-N films as Diffusion Barriers for Ag Metallization, J. Vac. Sci. Technol. B 22(5), pp , [10] Antti Niskanen et al., Radical-Enhanced Atomic Layer Deposition of Silver Thin Films Using Phosphine- Adducted Silver Carboxylates, Chem. Vap. Deposition, v.13, pp , [11] Maarit Kariniemi et al., Plasma-Enhanced Atomic Layer Deposition of Silver Thin Films, Chem. Mater., v.23, pp , [12] M. Hauder et al., Chemical mechanical polishing of silver damascene structures, Microelectronic Engineering, v.64, pp , [13] R. Emling et al., Deposition and CMP of Sub 100 nm Silver Damascene Lines, Microelectronic Engineering, v82, pp , 2005.

D4

4 020 Application Trend and Fabrication Introduction of 3D Integrated Circuits Through Silicon Vias Technology Abstract The three-dimensional integrated circuits through silicon vias (3D IC TSV) technology