UK VFO-stabilizer

Similar documents

ANSYS 在航空航天器电磁兼容、电磁干扰分析中的应



usbintr.PDF



,,: 65,A - 10A, 9, M1A1, 85 %: 148,35 72,1/ 6, 17 % (20 15 %) [1 ] ;1994,, 2 2,;2001, ; , ; ; F - 16 ;2 ;; F - 15 ; ;, :,,,, ,,,, M

untitled

Ω Ω 75Ω

PCB Layout using ADS November 29, 2005 PCB Layout using ADS Dr. B. Frank Department of Electrical and Computer Engineering Queen's University Slide 1

PCB a 2.5mm b 4.0mm A mm W/cm 3 PCB PCB 2.0mm 1.5mm PCB PCB

Microsoft PowerPoint L10

g g,, IFA [6 ] IFA (7),, H, IPFA, L, ; H, E E 1 IFA [8 ], L S [ 8 ], F ( PIFA), 2 L C, L C d ν H, Z0 [ 7 ], E : L C L C Z0 = ( 0 /

Design of Dual-Frequency Microstrip Antennas Using a Shorting-Pin Loading - Antennas and Propagation Society International Symposium, IEEE

CAM350 CAM350 CAM350 CAM350 Export Gerber 274D 274X Fire9000 Barco DPF NC Drill Mill Excellon Sieb Meyer IPC D 350 IPC D A Modification CAM/Ger

The project High Datarate satellite transmission system Design of a space qualifiable transmitter Suited for LEO satellites and other small satellites

, V m 3,, I p R 1 = ( I p + I 1 ) / R 0 I p, R 1 / 4, R m V d, 1. 1 Doherty MRF6P21190 LDMOS,,, Doherty B Freescale M6P21190 ADS 2 Doherty 3 Doherty,

Design System Designer RF Analog - Designer Ptolemy Simulator System level - Designer E D A - s Modelsim RTL EDGE GSM WLAN Numeric Ptolemy Timed NC-Ve

Dual-band Dipole Antenna for ISO /ISO Passive RFID Tag Applications

3.1.doc

DATASHEET SEARCH SITE |

RF Balum Transformers integrated circuit is a common application of these devices. Figure 4 shows the first mixer stage and second mixer stage of a re

Microsoft Word - AN95007.doc

6 7 EPCOS S+M 4 = å r =21, 7 GHz Q 7 200, MgTiO 3 -CaTiO 3 å r =38 7 GHz Q (Zr Sn)TiO 4 å r = GHz Q Ba(Zr Zn Ta)O 3 å r

Yageo Chip Antenna Sum V doc

Microsoft Word - Lecture 24 notes, 322, v2.doc

( ) T arget R ecogn ition),,,,,,, ( IFF, Iden tification F riend o r Foe),,,,,,, ( N CTR, N on2 Cooperative T arget R ecogn ition), (

Balun Design

amp_b3.PDF

DSCHA Jun 06

第1讲-电磁兼容导论.ppt

Microsoft PowerPoint - STU_EC_Ch08.ppt

APPLI002.DOC

Microsoft Word - LAB 2 non-linear LNA.doc

untitled

Microsoft PowerPoint - Lecture-08.ppt

PowerPoint Presentation

1262 PIERS Proceedings, Beijing, China, March 23 27, 2009 with the tag IC, the gap width of the capacitive coupling structure was varied to tune the i

HBCU-5710r Dec11

BranchLine Coupler - Quadrature

Presentation - Advanced Planar Antenna Designs for Wireless Devices

Microsoft PowerPoint - seminaari 26_5_04_antenniteknologiat.ppt

TB215.doc

Microsoft PowerPoint - Pres_ansoft_elettronica.ppt

Title

Filter Design in Thirty Seconds

SGS-Apache BQB proposal_04_11_2003

書名:

A Miniature GPS Planar Chip Antenna Integrated with Low Noise Amplifier

Microsoft Word - nAN900-04_rev2_1.doc

CSTHandOut

Novel 2-D Photonic Bandgap Structure For Microstrip Lines - IEEE Microwa ve and Guided Wave Letters

Microsoft Word - M3_PB_IPJ_Monza3DuraProductBrief_ _R6.doc

Microsoft Word - SLVU2.8-4 Rev04.doc

AWT6166_Rev_0.3.PMD

pages.pdf

BC04 Module_antenna__ doc

4.2 DC Bias

FSA W Low Voltage Dual DPDT Analog Switch

A stair-shaped slot antenna for the triple-band WLAN applications

Directional Couplers.doc

Progress In Electromagnetics Research Symposium 27, Prague, Czech Republic, August W1 H Feed Line Z L2 L1 W2 X Y Radiating Patch L3 I-Shaped Sl

Microsoft Word - Differential Circuit Comparison App note_B.doc

Balun Design

Full Band Waveguide-to-Microstrip Probe Transitions - Microwave Symposium Digest, 1999 IEEE MTT-S International

untitled

Integrated microstrip and rectangular waveguide in planar form - IEEE Microwave and Wireless Components Letters [see also IEEE Microwave and Guided Wave Letters]

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi

DDR2 Signal Quality Analysis on VIA PC Board

untitled

lumprlc.fm

New compact six-band internal antenna - Antennas and Wireless Propagation Letters



3152 IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, VOL. 52, NO. 11, NOVEMBER 2004 (c) Fig. 2. y z plane radiation patterns ofoma computed using FDTD

Combline Cavity Filter Design in HFSS

Hybrid of Monopole and Dipole Antennas for Concurrent 2.4- and 5-GHz WLAN Access Point

Special Materials in CST STUDIO SUITE 2012

HFSS Antenna Design Kit

192 IEEE ANTENNAS AND WIRELESS PROPAGATION LETTERS, VOL. 5, 2006 This method can be applied to all kinds of antennas in any environment and it becomes

High-Q RF-MEMS Tunable Evanescent-Mode Cavity Filter

untitled

rd 5.7 = = = 1. cm (II-4) fd 9 This is more of what we are looking for. If we would use a frequency of 900 MHz this even reduces to 6.cm (assumed ε r

APN1013.qxd

<4D F736F F D C4EAC0EDB9A4C0E04142BCB6D4C4B6C1C5D0B6CFC0FDCCE2BEABD1A15F325F2E646F63>

Microsoft Word - APMC譛€邨ゆク雁さV2.0.doc

1.ai

Logitech Wireless Combo MK45 English

Practical RF Printed Circuit Board Design

3 MIMO 2 l WLAN FIR l0 t l -t l0 l60 l6 T 64 l6 GI 80 0 OFDM 2 64 OFDM OFDM l6 CP CP FFT Viterbi G 2 3 IEEE802.lla CSI ChanneI State Information l GI

ims2001_TUIF_28_1659_CD.PDF

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur

*P Q RSS &T OO!! " #$% "" " "&! "! (! " "! " "! ) " *! +, -."/0! 1 23! )+4 5! * " 6&73 " F M <6&,3 = ; - <,3 => -&A4">3 %<,3B /0C D E? > 1&>">3 6

RF SYSTEM DESIGN OF TRANSCEIVERS FOR WIRELESS COMMUNICATIONS Qizheng Gu Nokia Mobile Phones, Inc. Q - Springer

TX-NR3030_BAS_Cs_ indd

Application Note template form-tc-004f

Microsoft Word - ChineseSATII .doc

CBW = Ri BW = - n*gd Table 3. Normalized coupling matrix for filter Wire diameter: 0.075inch I R1 =0.9

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin

Transcription:

Frequency display and VFO stabilizer eliminates frequency drift in home-brew and surplus HF receivers One of the most frequent topics for discussion among the many Home Brewers on the amateur bands is the difficulty of building a VFO that is stable enough to be used on all of the HF bands. The relatively simple circuit described here will stabilize the frequency of an HF VFO, and provide a digital frequency display. The display will allow for the different frequency offsets required for USB and LSB, and the fact that the VFO frequency may be above the signal frequency on some bands, and below it on others. By Eamon Skelton, EI9GQ The circuit uses a microcontroller to count the frequency of an HF VFO (variable frequency oscillator), add or subtract the IF (intermediate frequency) offset, and display the signal frequency on a standard Hitachi intelligent LCD display module. The VFO frequency is stabilized by sending a correcting voltage to a varicap diode in the VFO. The circuit is based on a Huff & Puff stabilizer that I have been using for several years. The circuit design philosophy was to keep the hardware as simple as possible, and to use inexpensive and readily available components. This was made possible by using a microcontroller chip which was programmed to take care of most of the complex functions like counting, arithmetic, and driving the LCD display module. Two versions of the unit were built, one using the 0 microcontroller, and this version using the PIC C5. I have tested the circuit at various frequencies between MHz and 0 MHz. C IRCUIT DESCRIPTION The circuit diagram of the VFO stabilizer is shown in Figure. The circuit is basically a Frequency Locked Loop (FLL). As many of you will be aware, the PICC5 microcontroller is a complete computer on a chip with 5 bits of ROM, bytes of RAM, a clock circuit, I/O pins, a real time clock/counter, and several other useful features. For a full description of the PICC5 and its instruction set, see the Microchip data book or Microchip data sheet DS005. The RF signal picked up from the VFO is amplified and digitized by T, then buffered by ICb. The BSX0 is a fast switching transistor for use up to 00 MHz. The amplified signal is gated by ICc and ICd. A 00-ms gate pulse is generated by a software delay loop in the PIC. The square wave pulses from ICd are counted by IC which is configured as an -bit counter. The output of ICb is connected to the RTCC input of the PIC through a.kω resistor (R). The PIC has a realtime clock/counter (RTCC) which can count pulses applied to the RTCC input (pin ). The RTCC register is only eight bits wide giving a maximum count of 55. If the PIC s internal prescaler is set to divide by 5 the

Visit our Web site at http://ourworld.compuserve.com/homepages/elektor_uk maximum count is 5,55, effectively making a -bit counter. With a -ms gate time this would allow the counter to count up to 5.55 MHz but the resolution would be khz which is not good enough for our purposes. The HC9 counter chip increases the count to bits, or,,5. With a 00-ms gate time this will allow a maximum count frequency of. MHz and a resolution of 0 Hz, that is, if you can find logic chips that are fast enough. One problem with this arrangement is that it is not possible to read the least significant bits directly from the 9 counter. This problem is overcome by sending pulses to the counter input through gate ICd. By counting the number of pulses it takes to make the counter overflow it is a simple matter to calculate the value in the 9 at the time the gate was closed. As the PIC internal prescaler can not be read directly, a similar method is used to calculate the value in the internal prescaler. Pulses are applied to the prescaler input by pin of the PIC (RB) until the prescaler overflows. The most significant bits can be read directly from the RTCC register. This may seem like a strange way of reading the count but it is quite easy to implement in software and makes the circuit hardware very simple. Now that we have the count result stored in the PIC, the IF offset must be added or subtracted; the result is the signal frequency in binary. This number is converted first to BCD, then to ASCII and finally sent to the LCD display module. A new count takes place about 9 times every second, the display is updated every second count, or just over times a second. Updating the display more often than this causes the last digit to flicker, updating less often makes the display sluggish when you tune quickly across the band. Before the first digit of the frequency is displayed a test is done to find out if it is a zero. If it is then a blank space is displayed instead, giving automatic leading zero suppression. Whether the IF offset is to be added or subtracted is determined by the state of the ADD/SUBTRACT (+/ ) input, which is linked to an input pin on the PIC. Whether the offset is for USB (upper sideband) or LSB (lower sideband) is determined by the state of the OFFSET input pin. Suggested circuits for controlling the ADD/SUBTRACT (+/ ) and OFFSET inputs are shown in Figures and respectively. Mind you, these are just examples, the exact configuration of the switches depends on the requirements of your HF receiver. So far the circuit is just acting as a frequency counter and display. At the OFFSET + / K C n R 00k BSX0 C B IC E C R 00n R R R0 k R k C5 0p end of each count/display cycle, the counters are reset and the cycle is repeated again. No attempt is made to control the frequency of the VFO. The control voltage at the output of the integrator is set at about.5 volts and remains there until the LOCK/UNLOCK button, S, is pressed. H OW THE VFO IS CONTROLLED When you find a frequency that you want to stay on, press the LOCK/UNLOCK button. After the button is pressed there is a 00 ms delay, then the result of the most recent count is stored in three registers in the PIC. The result of all subsequent counts are compared with this value. If the current count is less than the stored value, the VFO has apparently drifted lower in frequency; a positive pulse is sent to the integrator (IC) to correct the error. If the current count is greater than the stored value then a negative correction pulse is generated. S ICb 5 & T IC k 00Ω R9 LOCK / UNLOCK BSX0 D GATE R D N00 D D5 D D ICc 9 0 & ICa & 00Ω C 0µ 0V C p R C 00n MCLR RB0 RB RA0 RB IC RA 9 RB 0 PICC5 RB RA - XT/P RB5 RA RB RB RTCC OSC/ OSC CLKOUT D INC 5 X MHz 00Ω ICd & IC5 05 D N00 C p D5 RESET R5 Figure. Circuit diagram of the Fre- The width of the correction quency Display and pulse depends on VFO Stabilizer. the degree of VFO drift. If the error is less than 0 Hz then a very short pulse of about ms duration is generated. Greater frequency errors result in longer correcting pulses: 0 Hz = ms, 0 Hz = ms, 0 Hz = ms and so on. This results in much tighter control of the VFO than can be achieved with a conventional Huff and Puff circuit. When the circuit is in locked mode, the LCD display readout changes: MHz disappears from the display and is replaced by the 0-Hz digit. To the right of this is the error level display which is shown as E0 to E9. E0 means that the error is less than 0 Hz, E is an error level of 0 Hz, E9 is an error level of 00 Hz. If the error level is greater than 9, a 9 is still displayed. The last character on the display is the correction direction indicator: > indicates a positive pulse, < indicates a negative pulse. A low error level indication of 0 or and a continuous rapidly alternat- 9 5 R CTR 0 + ICa CT CT=0 CTR 0 + ICb CT CT=0 C0 0µ 0V C 00n EN RS 5 R k R k 0 9 P 0k CONTRAST x N D D C 00µ V IC C 00n TL0 D D D5 D EN RS K R C9 µ V LCD MODULE IC = HC00 IC = HC9 9000 - K

OFFSET SELECT (OFFSET) USB OSCILLATOR ENABLE LSB OSCILLATOR ENABLE USB LSB 9000 - V ing up/down indication means that all is well, and the VFO frequency is within the control loop bandwidth of the system. The varicap diode control of the VFO should be arranged so that the maximum frequency change is approximately ± khz. This should be sufficient range to keep a moderately stable VFO locked for hours or even days! When you need to change frequency, press the LOCK/UNLOCK button again. This puts the device in unlocked mode, the integrator output is set at.5 volts and the display changes back to digits followed by MHz. To lock to a new frequency simply press the LOCK/UNLOCK button again. T HE PROGRAM Various interesting options are available as regards the control software which resides in the PIC microcontroller. To enable you to make your choice, we first tell you what s available for this project, and then make an important statement. The items available for this project are () a ready-programmed PIC (for 0. MHz IF), () a ready-made PCB and () a diskette containing the source code files for the PIC control program. For prices, order numbers and other relevant information, please refer to the Readers Services pages elsewhere in this issue. And now, a serious note. Although this frequency display/vfo stabilizer Huff and Puff Although this circuit is generally referred to as the huff and puff stabilizer among English-speaking hams, it should really be called the PA0KSB VFO stabilizer after its inventor, the Dutch radio amateur Klaas Spaargaren, PA0KSB. The circuit can act as an outboard enhancement with any reasonable VFO, keeping the output frequency stable within a couple of hertz without adding parasitics and other whistles to the VFO output. A crystal oscillator, whose output frequency need not be a round value, is followed by a divider cascade which open a gate for, say, second. Next, a binary counter counts the VFO cycles within this gate period. On closing the gate, the last counter digit is compared to.if it is smaller, the output of the counter is reset to 0. If it is greater, the output is made logic. The counter output is applied to a D-bistable. If the gate signal drops to 0, the first oneshot is triggered. Next, the second one-shot clocks the or the 0 into the D- bistable. Finally, counter is reset by the third one-shot. If the counter signal was a 0, the Q output of the bistable goes high, charging the capacitor and so causing the VFO frequency to go up. By contrast, a counter signal of causes the frequency to go down. In this way, the VFO frequency puffs at a rate of a few hertz around the stabilization point at which the counter detects an as the last digit. Over the years, the basic design by PA0KSB was enhanced and followed by several variants using a raster of about 0 Hz, allowing virtually continuous tuning. from VFO buffer from XTAL osc. and dividers 5 & / 00 Figure. Suggested method of switching the ADD/SUBTRACT (+/ ) control input on the board. 9 M 000µ is fairly easy to build, you should realize that considerable experience may be required to establish the link with the VFO in your receiver. Before building this project, you should, therefore be positive about the following points. The receiver is a heterodyne (mixer) design. The VFO frequency is between and about 0 MHz.. The VFO has varicap control allowing a tuning range of ± khz to be produced by a control voltage swing of 5 V (.5 V = centre tuning).. The VFO signal can be tapped in a safe way (preferably by inductive coupling) and has a level of at least 00 mv pp. Most experienced radio amateurs (and not only those who actually transmit!) will be able to come to terms with these conditions, if necessary with the help of a fellow ham. Back to your options! Here s what you can do.. I have a receiver with an IF of 0. MHz. Simply order the PCB, the ready-programmed PIC and the source disk supplied through our Readers Services.. I have a receiver with an IF other than 0. MHz. Order the PCB (9000-) and the source code disk (900-) as separate items. Purchase a PICC5, and get hold of a an assembler and a PIC programmer. Edit the source code as explained in the README file, and then program your own PIC.. I have a receiver with an IF of 55 khz or. MHz. Do the same as under. The necessary files are on the disk.. I can make my own PCBs and program my own PICs. Order the diskette only (900-). Make your own PCB using the artwork shown in this article. Burn your own PIC for the IF you require. Tell your friends about it. A PIC programmer can be built from one of the many published designs, or a commercially made unit can be purchased from one of several companies advertising in this magazine. The source code file on disk may be edited using any ASCII word processor. Details on modifying the IF offset are also available. Examples are available for 0. MHz, 55 khz and. MHz. 0 9 0 9 0 9 00n 00n 00n 9000 - C ONSTRUCTION If you use the PCB layout shown in Figure and a ready-made board, construction of the circuit is fairly easy. Check the orientation of all polarized components (electrolytic capacitors, diodes, ICs, transistor T). Use sockets 0

G G 9000- (C) Segment G G W Visit our Web site at http://ourworld.compuserve.com/homepages/elektor_uk to BPF/LPF CONTROL INPUTS 0M 0M 0M 0M 0M M 5M M 0M R x N 9000 - V ADD/SUB ( + / ) for the ICs if you want to experiment with different logic IC families, LS, ALS, HC etc. If you use HC or ALS series chips for IC and IC it will not be necessary to have a heat sink on the 5-V regulator. The circuit was tested with HC ICs, and worked reliably up to about 50 MHz. Higher input frequencies should be possible if you use ALS ICs. The type of opamp used for IC is quite critical, the ADOP0CN gave very good results. If you do not have an ADOP0CN available, the TLOCN also works quite well. Figure. Method of switching the OFFSET select input on the board. Note that USB/LSB selection is only required on SSB receivers. ues shown in the circuit diagram worked fine with several -MHz crystals from the author s junkbox. If the crystal you are using requires different capacitor values it may be necessary to change the value of C. In the author s HF transceiver, the circuit was put in a small box made from copper clad glass fibre board, this box was mounted on top of the VFO. The RF input and control output connections were made with miniature (RG or similar) coaxial cable. A short length of ribbon cable is used to connect the LCD module to the PCB. The OFFSET select input may be connected to the USB/LSB switch on the front panel of the rig. The ADD/SUB- TRACT (+/ ) input may be connected to the band switch of the rig using four diodes (see Figure ). If you only need to subtract the IF offset, you can connect the add/subtract (+/ ) input to ground. (9000-) Figure. Copper track layout and component overlay (board available ready-made through the Readers Services). Components list Resistors: R = 00 kω R,R,R,R,R = kω R,R,R5 = 00Ω R,R = kω R9 = kω R0,R = kω P = 0kΩ preset H Capacitors: C,C,C,C = 00nF C = nf C5 = 0pF trimmer C = pf ceramic C = pf ceramic C = 00µF V radial C9 = µf V radial C0,C = 0µF 0V radial Semiconductors: D,D = N D,D = N00 T = BSX0 IC = HC00 (see text) IC = HC9 (see text) IC = PICC5-XT/P (order code 950-) IC = TL0CP IC5 = 05 Miscellaneous: X = MHz quartz crystal S = push-button, make contact K = -way SIL header LCD module characters PCB only, order code 9000- Disk only, order code 900- PIC only, order code 950- T HE DISPLAY Any general-purpose -line -character display that uses the Hitachi HD0 chip should be suitable (the author used a type LCD display module). Some of these displays have LED or electroluminescent backlighting built in. Do not spend large sums of money on these displays, they are often advertised for less than 5.00. R R + 0 D C C T C0 IC IC5 C P IC D R K IC X C5 C C C R9 9000- R D D R R IC C9 C T T ESTING When the unit is first powered up, adjust preset P for best contrast on the LCD display. Connect your VFO to the input (C), set the ADD/SUB input high to add the IF offset, or low to subtract the IF offset. Set the OFFSET switch for USB (high) or LSB (low). The display should show the approximate frequency of the VFO plus or minus the IF offset. The best way to calibrate the counter accurately is to tune your receiver to a frequency standard signal or a station of known frequency accuracy, then adjust C5 until the displayed frequency is correct. The capacitor val- C T R5 R R offset 9000- (C) Segment R R R0 R +/- S C

易迪拓培训 专注于微波 射频 天线设计人才的培养网址 :http://www.edatop.com 射频和天线设计培训课程推荐 易迪拓培训 (www.edatop.com) 由数名来自于研发第一线的资深工程师发起成立, 致力并专注于微波 射频 天线设计研发人才的培养 ; 我们于 00 年整合合并微波 EDA 网 (www.mweda.com), 现已发展成为国内最大的微波射频和天线设计人才培养基地, 成功推出多套微波射频以及天线设计经典培训课程和 ADS HFSS 等专业软件使用培训课程, 广受客户好评 ; 并先后与人民邮电出版社 电子工业出版社合作出版了多本专业图书, 帮助数万名工程师提升了专业技术能力 客户遍布中兴通讯 研通高频 埃威航电 国人通信等多家国内知名公司, 以及台湾工业技术研究院 永业科技 全一电子等多家台湾地区企业 易迪拓培训课程列表 :http://www.edatop.com/peixun/rfe/9.html 射频工程师养成培训课程套装该套装精选了射频专业基础培训课程 射频仿真设计培训课程和射频电路测量培训课程三个类别共 0 门视频培训课程和 本图书教材 ; 旨在引领学员全面学习一个射频工程师需要熟悉 理解和掌握的专业知识和研发设计能力 通过套装的学习, 能够让学员完全达到和胜任一个合格的射频工程师的要求 课程网址 :http://www.edatop.com/peixun/rfe/0.html ADS 学习培训课程套装该套装是迄今国内最全面 最权威的 ADS 培训教程, 共包含 0 门 ADS 学习培训课程 课程是由具有多年 ADS 使用经验的微波射频与通信系统设计领域资深专家讲解, 并多结合设计实例, 由浅入深 详细而又全面地讲解了 ADS 在微波射频电路设计 通信系统设计和电磁仿真设计方面的内容 能让您在最短的时间内学会使用 ADS, 迅速提升个人技术能力, 把 ADS 真正应用到实际研发工作中去, 成为 ADS 设计专家... 课程网址 : http://www.edatop.com/peixun/ads/.html HFSS 学习培训课程套装该套课程套装包含了本站全部 HFSS 培训课程, 是迄今国内最全面 最专业的 HFSS 培训教程套装, 可以帮助您从零开始, 全面深入学习 HFSS 的各项功能和在多个方面的工程应用 购买套装, 更可超值赠送 个月免费学习答疑, 随时解答您学习过程中遇到的棘手问题, 让您的 HFSS 学习更加轻松顺畅 课程网址 :http://www.edatop.com/peixun/hfss/.html `

易迪拓培训 专注于微波 射频 天线设计人才的培养网址 :http://www.edatop.com CST 学习培训课程套装该培训套装由易迪拓培训联合微波 EDA 网共同推出, 是最全面 系统 专业的 CST 微波工作室培训课程套装, 所有课程都由经验丰富的专家授课, 视频教学, 可以帮助您从零开始, 全面系统地学习 CST 微波工作的各项功能及其在微波射频 天线设计等领域的设计应用 且购买该套装, 还可超值赠送 个月免费学习答疑 课程网址 :http://www.edatop.com/peixun/cst/.html HFSS 天线设计培训课程套装套装包含 门视频课程和 本图书, 课程从基础讲起, 内容由浅入深, 理论介绍和实际操作讲解相结合, 全面系统的讲解了 HFSS 天线设计的全过程 是国内最全面 最专业的 HFSS 天线设计课程, 可以帮助您快速学习掌握如何使用 HFSS 设计天线, 让天线设计不再难 课程网址 :http://www.edatop.com/peixun/hfss/.html.5mhz NFC/RFID 线圈天线设计培训课程套装套装包含 门视频培训课程, 培训将.5MHz 线圈天线设计原理和仿真设计实践相结合, 全面系统地讲解了.5MHz 线圈天线的工作原理 设计方法 设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体操作, 同时还介绍了.5MHz 线圈天线匹配电路的设计和调试 通过该套课程的学习, 可以帮助您快速学习掌握.5MHz 线圈天线及其匹配电路的原理 设计和调试 详情浏览 :http://www.edatop.com/peixun/antenna/.html 我们的课程优势 : 成立于 00 年,0 多年丰富的行业经验, 一直致力并专注于微波射频和天线设计工程师的培养, 更了解该行业对人才的要求 经验丰富的一线资深工程师讲授, 结合实际工程案例, 直观 实用 易学 联系我们 : 易迪拓培训官网 :http://www.edatop.com 微波 EDA 网 :http://www.mweda.com 官方淘宝店 :http://shop9090.taobao.com 专注于微波 射频 天线设计人才的培养易迪拓培训官方网址 :http://www.edatop.com 淘宝网店 :http://shop9090.taobao.com