Microsoft PowerPoint - STU_EC_Ch01.ppt

Similar documents
Microsoft PowerPoint - STU_EC_Ch08.ppt

Microsoft PowerPoint - STU_EC_Ch02.ppt

<4D F736F F F696E74202D20B5DAD2BBD5C228B4F2D3A1B0E6292E BBCE6C8DDC4A3CABD5D>

Edge-Triggered Rising Edge-Triggered ( Falling Edge-Triggered ( Unit 11 Latches and Flip-Flops 3 Timing for D Flip-Flop (Falling-Edge Trigger) Unit 11

Microsoft PowerPoint - STU_EC_Ch07.ppt

SuperMap 系列产品介绍

Microsoft PowerPoint - Ch5 The Bipolar Junction Transistor

Microsoft PowerPoint - ATF2015.ppt [相容模式]

BC04 Module_antenna__ doc

52C

2/80 2

邏輯分析儀的概念與原理-展示版

GH1220 Hall Switch

國家圖書館典藏電子全文

Microsoft PowerPoint - STU_EC_Ch04.ppt


Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin.

AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING

Outline Speech Signals Processing Dual-Tone Multifrequency Signal Detection 云南大学滇池学院课程 : 数字信号处理 Applications of Digital Signal Processing 2

9 什 么 是 竞 争 与 冒 险 现 象? 怎 样 判 断? 如 何 消 除?( 汉 王 笔 试 ) 在 组 合 逻 辑 中, 由 于 门 的 输 入 信 号 通 路 中 经 过 了 不 同 的 延 时, 导 致 到 达 该 门 的 时 间 不 一 致 叫 竞 争 产 生 毛 刺 叫 冒 险 如

/ XY 24 Z 25 XYZ

iiiC.Electronic Components.Database

Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin

The BIST Scheme for Digital-to Analog converters 1

<4D F736F F F696E74202D20BCC6A6ECA874B2CEBEC9BDD7C1BFB871B2C4A440B3B9>

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi

a b c d e f g C2 C1 2

Microsoft PowerPoint - Aqua-Sim.pptx

Microsoft PowerPoint - ch2-stallings.ppt

1 VLBI VLBI 2 32 MHz 2 Gbps X J VLBI [3] CDAS IVS [4,5] CDAS MHz, 16 MHz, 8 MHz, 4 MHz, 2 MHz [6] CDAS VLBI CDAS 2 CDAS CDAS 5 2


Microsoft Word - PZ series.doc

Microsoft Word - LR1122B-B.doc

LH_Series_Rev2014.pdf

時脈樹設計原則

untitled

Microsoft PowerPoint - STU_EC_Ch12_new.ppt

Computer Architecture

Microsoft Word - AP1515V02

12 Differential Low-Power 6x6 12 bit multiply 1

HC50246_2009

V6800/V6600 3D

HC20131_2010

OVLFx3C7_Series_A3_bgry-KB.pub

untitled

北 京 大 学

Microsoft PowerPoint - NCBA_Cattlemens_College_Darrh_B

热设计网

r_09hr_practical_guide_kor.pdf

. Land Patterns for Reflow Soldering.Recommended Reflow Soldering Conditions (For Lead Free) TYPE PID0703 PID0704 PID1204 PID1205 PID1207 PID1209 L(mm

Preface This guide is intended to standardize the use of the WeChat brand and ensure the brand's integrity and consistency. The guide applies to all d

Process Data flow Data store External entity 6-10 Context diagram Level 0 diagram Level 1 diagram Level 2 diagram

前言

Chroma 61500/ bit / RMS RMS VA ()61500 DSP THD /61508/61507/61609/61608/ (61500 ) Chroma STEP PULSE : LISTLIST 100 AC DC

Agenda PXI PXI

Chapter 24 DC Battery Sizing

PowerPoint Presentation

1 1

1. 請 先 檢 查 包 裝 內 容 物 AC750 多 模 式 無 線 分 享 器 安 裝 指 南 安 裝 指 南 CD 光 碟 BR-6208AC 電 源 供 應 器 網 路 線 2. 將 設 備 接 上 電 源, 即 可 使 用 智 慧 型 無 線 裝 置 進 行 設 定 A. 接 上 電 源

enews174_2

输电线路智能监测系统通信技术应用研究

Chn 116 Neh.d.01.nis

MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / & 150KW / ( 10 ms ~ 99 hours)

<4D F736F F D20C9CFBAA3BFC6BCBCB4F3D1A7D0C5CFA2D1A7D4BA C4EAC7EFBCBEC8EBD1A7B2A9CABFD7CAB8F1BFBCCAD4CAB5CAA9CFB8D4F22D C8B7B6A8B8E5>

< B9E2BBFAD7DBBACFCDBCB2E1B6A8B8E52DC7E5CEFAB0E6312E706466>

Tokyo Tech Template

Manual Pulse Generator Catalogue

甄試報告1125.PDF

untitled

Microsoft Word - P SDV series.DOC

Microsoft PowerPoint - CA_02 Chapter5 Part-I_Single _V2.ppt

Lab 4

場效電晶體簡介.doc

untitled

Microsoft PowerPoint - C15_LECTURE_NOTE_09

Stochastic Processes (XI) Hanjun Zhang School of Mathematics and Computational Science, Xiangtan University 508 YiFu Lou talk 06/

Microsoft PowerPoint - CH 04 Techniques of Circuit Analysis

IEC 传输帧格式

QQGQ2.E Power Supplies, Information Technology Equipment Including Ele... 1/10

Microsoft Word - ML63S_8.doc

1.ai

Gerotor Motors Series Dimensions A,B C T L L G1/2 M G1/ A 4 C H4 E

<4D F736F F D C4EAC0EDB9A4C0E04142BCB6D4C4B6C1C5D0B6CFC0FDCCE2BEABD1A15F325F2E646F63>

Microsoft Word - KSAE06-S0262.doc

穨control.PDF

/ vs

Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual

2015年4月11日雅思阅读预测机经(新东方版)

2

ebook105-1

TX-NR3030_BAS_Cs_ indd

% 6.% 9.6% % 7.% 1.8% % 68.7% 14.5% : 15.8% 57.9% 4.7%

Microsoft Word - SWRH-B series of Shielded SMD Power Inductor.doc


6-1 Table Column Data Type Row Record 1. DBMS 2. DBMS MySQL Microsoft Access SQL Server Oracle 3. ODBC SQL 1. Structured Query Language 2. IBM

(baking powder) 1 ( ) ( ) 1 10g g (two level design, D-optimal) 32 1/2 fraction Two Level Fractional Factorial Design D-Optimal D

Microsoft Word 谢雯雯.doc

Transcription:

樹德科技大學資訊工程系 Chapter 1: Digital Concepts Shi-Huang Chen Sept. 2010 1 Chapter Outline 1.1 Digital and Analog Quantities 1.2 Binary Digits, Logic Level, and Digital Waveform 1.3 Basic Logic Operations 1.4 Introduction to the System Concept 1.5 Fixed-Function Integrated Circuits 1.6 Test and Measurement Instruments 1.7 Introduction to Programmable Logic 2 1

Digital and Analog Quantities Analog quantities have continuous values Digital quantities have discrete sets of values 3 Sampled-value representation (quantization) of the analog quantity in Figure 1-1. Each value represented by a dot can be digitized by representing it as a digital code that consists of a series of 1s and 0s. 4 2

The Digital Advantage Data Processing Data Transmission Data Storage 5 A basic audio public address system 6 3

Digital and Analog Electronics Together 7 Binary Digits, Logic Levels, and Digital Waveforms The conventional numbering system uses ten digits: 0,1,2,3,4,5,6,7,8, and 9. The binary numbering system uses just two digits: 0 and 1. In binary, a single number is called a bit (for binary digit). A bit can have the value of either a 0 or a 1, depending on if the voltage is HIGH or LOW. 8 4

Binary Digits Positive Logic HIGH = 1 Low = 0 Or Negative logic High =0 Low =1 9 Digital Waveform Digital waveforms change between the LOW and HIGH levels. A positive going pulse is one that goes from a normally LOW logic level to a HIGH level and then back again. Digital waveforms are made up of a series of pulses. HIGH HIGH Rising or leading edge Falling or trailing edge Falling or leading edge Rising or trailing edge LOW LOW t 0 t 1 t 0 t 1 (a) Positive going pulse (b) Negative going pulse 10 5

Major parts of a digital pulse Actual pulses are not ideal but are described by the rise time, fall time, amplitude, and other characteristics. Amplitude 50% 90% Overshoot Ringing t W Pulse width Droop 10% Ringing Base line t r t f Undershoot Rise time Fall time 11 Period and Frequency Periodic pulse waveforms are composed of pulses that repeats in a fixed interval called the period ( 周期 ). The frequency ( 頻率 ) is the rate it repeats and is measured in hertz. f 1 = T T 1 = f The clock ( 時脈 ) is a basic timing signal that is an example of a periodic wave. What is the period of a repetitive wave if f = 3.2 GHz? T = 1 f = 1 3.2 GHz = 313 ps 12 6

Pulse Definitions In addition to frequency and period, repetitive pulse waveforms are described by the amplitude (A), pulse width (t W ) and duty cycle. Duty cycle is the ratio of t W to T. Volts Amplitude (A) Pulse width (t W ) Period, T Time 13 Period and Frequency 14 7

Pulse Width and Duty Cycle Duty cycle t w = 100% T 15 Timing Diagrams A timing diagram is used to show the relationship between two or more digital waveforms, Clock A B C A diagram like this can be observed directly on a logic analyzer. 16 8

Example of a clock waveform synchronized with a waveform representation of a sequence of bits 17 Example of a timing diagram 18 9

Illustration of serial transfer of binary data. Only the data lines are shown. 19 Illustration of parallel transfer of binary data. Only the data lines are shown. 20 10

Basic logic operations and symbols True only if all input conditions are true. True only if one or more input conditions are true. Indicates the opposite condition. 21 The NOT operation When the input is LOW, the output is HIGH When the input is HIGH, the output is LOW The output logic level is always opposite the input logic level. 22 11

The AND operation The AND operation When any input is LOW, the output is LOW When both inputs are HIGH, the output is HIGH 23 The OR operation The OR operation When any input is HIGH, the output is HIGH When both inputs are LOW, the output is LOW 24 12

Basic Logic Functions Comparison Function Arithmetic Functions Code conversion function Encoding function Decoding function Data selection function Data storage function Counting function 25 Comparison Function (1/2) 26 13

Comparison Function (2/2) 27 Arithmetic functions Perform the basic arithmetic operations on two binary values: Addition Subtraction of two values Multiplication Division 28 14

Arithmetic Function: The addition function 29 Arithmetic Function: The addition function 30 15

Code conversion function Converts, or translates, information from one code format to another Encoding function Converts non-binary information into a binary code Decoding function Converts binary-coded information into a nonbinary form 31 Encoding function An encoder used to encode a calculator keystroke into a binary code for storage or for calculation 32 16

Decoding function A decoder used to convert a special binary code into a 7-segment decimal readout. 33 Data selection function Multiplexer (mux) Switches digital data from any number of input sources to a single output line Demultiplexer (demux) switches digital data from a single input to any number of output lines 34 17

Data selection function Illustration of a basic multiplexing/demultiplexing application. 35 Data storage function Retains binary data for a period of time Flip-flops (bi-stable) Registers Semiconductor memories Magnetic-media memories Optical-media memories 36 18

Data storage function Example of the operation of a 4-bit serial shift register. Each block represents one storage cell or flip-flop. 37 Data storage function Example of the operation of a 4-bit parallel shift register 38 19

Counting function Generates sequences of digital pulse that represent numbers Illustration of basic counter operation 39 Fix-Function Integrated Circuits (IC) IC package styles Dual in-line package (DIP) Small-outline IC (SOIC) Flat pack (FP) Plastic-leaded chip carrier (PLCC) Leadless-ceramic chip carrier (LCCC) 40 20

Fix-Function Integrated Circuits (IC) Cutaway view of DIP (Dual-In-line Pins) chip: Chip Plastic case Pins 41 Fix-Function Integrated Circuits Pin 1 Dual in-line package Small outline IC (SOIC) The DIP is larger than the SOIC with the same number of leads. This particular DIP is approximately 0.785 in. long, and the SOIC is approximately 0.385 in. long. 42 21

Fix-Function Integrated Circuits Examples of SMT package configurations 43 Pin numbering 44 22

Integrated Circuit Technologies TTL ECL CMOS NMOS SSI and MSI use TTL or CMOS VLSI and ULSI use CMOS or NMOS 45 Programmable Logic Devices (PLDs) Programmable logic devices can replace fix-function logic - the major advantage is that the logic function of the PLD can be changed without rewiring. SPLDs (Simple Programmable Logic Devices) CPLDs (Complex Programmable Logic Devices) FPGA (Field-programmable gate arrays) 46 23

Programmable Logic Devices (PLDs) 47 Types of SPLDs PAL (Programmable Array Logic) GAL (Generic Array Logic) PLA (Programmable Logic Array) PROM (Programmable Read-only Memory) 48 24

Typical SPLD package 49 Types of CPLDs CPLDs are made using 2 to 64 SPLDs 50 25

General block diagram of a CPLD Logic array block (LAB) Programmable interconnection array (PIA) 51 Basic structure of an FPGA 52 26

Basic configuration for programming a PLD or FPGA 53 PLD programming Schematic Entry Text-Based Entry 54 27

Test Equipment Analog Oscilloscope Digital Oscilloscope Logic Analyzer Logic Probe, Pulser, and Current Probe DC Power Supply Function Generator Digital Multimeter 55 Typical oscilloscopes 56 28

A typical dual-channel digital oscilloscope. 57 Comparison of an un-triggered and a triggered waveform on an oscilloscope. 58 29

Displays of the same waveform having a dc component 59 Typical logic analyzers (Copyright Tektronix, Inc. All rights reserved. Reproduced by permission.) 60 30

Illustration of how a logic probe is used to detect various voltage conditions at a given point in a circuit. 61 Illustration of how a logic pulser and a current tracer can be used to apply a pulse to a given point and check for resulting current in another part of the circuit. 62 31

Typical test instruments 63 Digital System Application 64 32