查询 MSP430F110 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 Low Supply Voltage Range 1.8 V to 3.6 V Ultralow-Power Consumption: Active Mode: 200 µa at 1 MHz, 2.2 V S

Transcription

1 查询 MSP43F11 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 Low Supply Voltage Range 1.8 V to 3.6 V Ultralow-Power Consumption: Active Mode: 2 µa at 1 MHz, 2.2 V Standby Mode:.8 µa Off Mode (RAM Retention):.1 µa Wake-Up From Standby Mode in less than 6 µs 16-Bit RISC Architecture, 125 ns Instruction Cycle Time Basic Clock Module Configurations: Various Internal Resistors Single External Resistor 32 khz Crystal High Frequency Crystal Resonator External Clock Source 16-Bit Timer_A With Three Capture/Compare Registers Serial Onboard Programming, No External Programming Voltage Needed TEST V CC P2.5/R osc V SS XOUT/TCLK XIN RST/NMI P2./ACLK P2.1/INCLK P2.2/TA Family Members Include: MSP43F11: 1KB + 128B Flash Memory 128B RAM MSP43F112: 4KB + 256B Flash Memory 256B RAM Available in a 2-Pin Plastic Small-Outline Wide Body (SOWB) Package and 2-Pin Plastic Thin Shrink Small-Outline Package (TSSOP) For Complete Module Descriptions, Refer to the MSP43x1xx Family User s Guide, Literature Number SLAU49 DW OR PW PACKAGE (TOP VIEW) P1.7/TA2/TDO/TDI P1.6/TA1/TDI P1.5/TA/TMS P1.4/SMCLK/TCK P1.3/TA2 P1.2/TA1 P1.1/TA P1./TACLK P2.4/TA2 P2.3/TA1 description The Texas Instruments MSP43 family of ultralow power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6µs. The MSP43F11x series is an ultralow-power mixed signal microcontroller with a built in 16-bit timer and fourteen I/O pins. Typical applications include sensor systems that capture analog signals, convert them to digital values, and then process the data and display them or transmit them to a host system. Stand alone RF sensor front-end is another area of application. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright , Texas Instruments Incorporated

2 TA 4 C to 85 C AVAILABLE OPTIONS PLASTIC 2-PIN SOWB (DW) MSP43F11IDW MSP43F112IDW PACKAGED DEVICES PLASTIC 2-PIN TSSOP (PW) MSP43F11IPW MSP43F112IPW functional block diagram XIN XOUT VCC VSS RST/NMI P1 P2 JTAG 8 6 ROSC Oscillator System Clock ACLK SMCLK 4KB Flash 1KB Flash 256B RAM 128B RAM I/O Port 1 8 I/Os, with Interrupt Capability I/O Port 2 6 I/Os, with Interrupt Capability MCLK CPU Incl. 16 Reg. Test JTAG Emulation Module MAB, MAB, 16 Bit16-Bit MDB, MDB, Bit MAB, 4 Bit MCB Bus Conv MDB, 8 Bit TEST Watchdog Timer 15/16-Bit Timer_A3 3 CC Reg POR A pulldown resistor of 3 kω is needed on F11x devices.

3 TERMINAL NAME NO. I/O Terminal Functions DESCRIPTION P1./TACLK 13 I/O General-purpose digital I/O pin/timer_a, clock signal TACLK input P1.1/TA 14 I/O General-purpose digital I/O pin/timer_a, capture: CCIA input, compare: Out output/bsl transmit P1.2/TA1 15 I/O General-purpose digital I/O pin/timer_a, capture: CCI1A input, compare: Out1 output P1.3/TA2 16 I/O General-purpose digital I/O pin/timer_a, capture: CCI2A input, compare: Out2 output P1.4/SMCLK/TCK 17 I/O General-purpose digital I/O pin/smclk signal output/test clock, input terminal for device programming and test P1.5/TA/TMS 18 I/O General-purpose digital I/O pin/timer_a, compare: Out output/test mode select, input terminal for device programming and test P1.6/TA1/TDI 19 I/O General-purpose digital I/O pin/timer_a, compare: Out1 output/test data input terminal P1.7/TA2/TDO/TDI 2 I/O General-purpose digital I/O pin/timer_a, compare: Out2 output/test data output terminal or data input during programming P2./ACLK 8 I/O General-purpose digital I/O pin/aclk output P2.1/INCLK 9 I/O General-purpose digital I/O pin/timer_a, clock signal at INCLK P2.2/TA 1 I/O General-purpose digital I/O pin/timer_a, capture: CCIB input, compare: Out output/bsl receive P2.3/TA1 11 I/O General-purpose digital I/O pin/timer_a, capture: CCI1B input, compare: Out1 output P2.4/TA2 12 I/O General-purpose digital I/O pin/timer_a, compare: Out2 output P2.5/ROSC 3 I/O General-purpose digital I/O pin/input for external resistor that defines the DCO nominal frequency RST/NMI 7 I Reset or nonmaskable interrupt input TEST 1 I Selects test mode for JTAG pins on Port1. Must be tied low with less than 3 kω. VCC 2 Supply voltage VSS 4 Ground reference XIN 6 I Input terminal of crystal oscillator XOUT/TCLK 5 I/O Output terminal of crystal oscillator or test clock input TDO or TDI is selected via JTAG instruction.

4 short-form description CPU The MSP43 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand. The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock. Four of the registers, R to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers. Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions. instruction set The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2. Program Counter Stack Pointer Status Register Constant Generator General-Purpose Register General-Purpose Register General-Purpose Register General-Purpose Register General-Purpose Register General-Purpose Register General-Purpose Register General-Purpose Register General-Purpose Register General-Purpose Register General-Purpose Register General-Purpose Register PC/R SP/R1 SR/CG1/R2 CG2/R3 R4 R5 R6 R7 R8 R9 R1 R11 R12 R13 R14 R15 Table 1. Instruction Word Formats Dual operands, source-destination e.g. ADD R4,R5 R4 + R5 > R5 Single operands, destination only e.g. CALL R8 PC >(TOS), R8 > PC Relative jump, un/conditional e.g. JNE Jump-on-equal bit = Table 2. Address Mode Descriptions ADDRESS MODE S D SYNTAX EXAMPLE OPERATION Register MOV Rs,Rd MOV R1,R11 R1 > R11 Indexed MOV X(Rn),Y(Rm) MOV 2(R5),6(R6) M(2+R5) > M(6+R6) Symbolic (PC relative) MOV EDE,TONI M(EDE) > M(TONI) Absolute MOV &MEM,&TCDAT M(MEM) > M(TCDAT) Indirect M(R1) > M(Tab+R6) Indirect autoincrement M(R1) > R11 R1 + 2 > R1 Immediate MOV #X,TONI MOV #45,TONI #45 > M(TONI) NOTE: S = source D = destination

5 operating modes The MSP43 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program. The following six operating modes can be configured by software: Active mode AM; All clocks are active Low-power mode (LPM); CPU is disabled ACLK and SMCLK remain active. MCLK is disabled Low-power mode 1 (LPM1); CPU is disabled ACLK and SMCLK remain active. MCLK is disabled DCO s dc-generator is disabled if DCO not used in active mode Low-power mode 2 (LPM2); CPU is disabled MCLK and SMCLK are disabled DCO s dc-generator remains enabled ACLK remains active Low-power mode 3 (LPM3); CPU is disabled MCLK and SMCLK are disabled DCO s dc-generator is disabled ACLK remains active Low-power mode 4 (LPM4); CPU is disabled ACLK is disabled MCLK and SMCLK are disabled DCO s dc-generator is disabled Crystal oscillator is stopped

6 interrupt vector addresses The interrupt vectors and the power-up starting address are located in the memory with an address range of FFFFh-FFEh. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence. INTERRUPT SOURCE INTERRUPT FLAG SYSTEM INTERRUPT WORD ADDRESS PRIORITY Power-up External reset Watchdog NMI Oscillator fault Flash memory access violation WDTIFG (Note1) KEYV (Note 1) NMIIFG (Notes 1 and 5) OFIFG (Notes 1 and 5) ACCVIFG (Notes 1 and 5) Reset FFFEh 15, highest (non)-maskable, (non)-maskable, (non)-maskable FFFCh 14 FFFAh 13 FFF8h 12 FFF6h 11 Watchdog timer WDTIFG maskable FFF4h 1 Timer_A3 TACCR CCIFG (Note 2) maskable FFF2h 9 Timer_A3 TACCR1 and TACCR2 CCIFGs, TAIFG maskable FFFh 8 (Notes 1 and 2) FFEEh 7 FFECh 6 FFEAh 5 FFE8h 4 I/O Port P2 (eight flags see Note 3) I/O Port P1 (eight flags) NOTES: P2IFG. to P2IFG.7 (Notes 1 and 2) P1IFG. to P1IFG.7 (Notes 1 and 2) maskable FFE6h 3 maskable FFE4h 2 FFE2h 1 FFEh 1. Multiple source flags 2. Interrupt flags are located in the module 3. There are eight Port P2 interrupt flags, but only six Port P2 I/O pins (P2. 5) are implemented on the 11x devices. 4. Nonmaskable: neither the individual nor the general interrupt enable bit will disable an interrupt event. 5. (non)-maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable cannot., lowest

7 special function registers Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement. interrupt enable 1 and 2 Address h WDTIE: OFIE: NMIIE: ACCVIE: Address 1h ACCVIE NMIIE OFIE WDTIE rw- rw- rw- rw- Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode. Oscillator fault enable Nonmaskable interrupt enable Flash access violation interrupt enable interrupt flag register 1 and 2 Address 2h WDTIFG: OFIFG: NMIIFG: Address 3h NMIIFG OFIFG WDTIFG rw- rw-1 rw-() Set on Watchdog Timer overflow (in watchdog mode) or security key violation. Reset on V CC power-up or a reset condition at RST/NMI pin in reset mode. Flag set on oscillator fault Set via RST/NMI-pin Legend rw: rw-,1: rw-(,1): Bit can be read and written. Bit can be read and written. It is Reset or Set by PUC. Bit can be read and written. It is Reset or Set by POR. SFR bit is not present in device.

8 memory organization FFFFh FFEh FFDFh FCh 1FFh 18h FFFh Ch MSP43F11 Int. Vector 1 KB Flash Segment,1 128B Flash SegmentA 1 KB Boot ROM FFFFh FFEh FFDFh Fh 1FFh 1h FFFh Ch 2FFh MSP43F112 Int. Vector 4 KB Flash Segment B Flash SegmentA,B 1 KB Boot ROM Main Memory Information Memory 27Fh 2h 1FFh 1h FFh 1h Fh h 128B RAM 16b Per. 8b Per. SFR 2h 1FFh 1h FFh 1h Fh h 256B RAM 16b Per. 8b Per. SFR bootstrap loader (BSL) The MSP43 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP43 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the Application report Features of the MSP43 Bootstrap Loader, Literature Number SLAA89. flash memory BSL Function DW & PW Package Pins Data Transmit 14 - P1.1 Data Receive 1 - P2.2 The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include: Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size. Segments to n may be erased in one step, or each segment may be individually erased. Segments A and B can be erased individually, or as a group with segments n. Segments A and B are also called information memory. New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.

9 flash memory (continued) FFFFh FEh FDFFh FCh FBFFh FAh F9FFh F8h F7FFh F6h F5FFh F4h F3FFh F2h F1FFh Fh 1FFh 18h 17Fh 1h Segment w/ Interrupt Vectors Segment1 Segment2 Segment3 Segment4 Segment5 Segment6 Segment7 SegmentA SegmentB Flash Main Memory Information Memory NOTE: All segments not implemented on all devices. peripherals Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, refer to the MSP43x1xx Family User s Guide, literature number SLAU49. oscillator and system clock The clock system is supported by the basic clock module that includes support for a Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 µs. The basic clock module provides the following clock signals: Auxiliary clock (ACLK), sourced from a Hz watch crystal or a high frequency crystal. Main clock (MCLK), the system clock used by the CPU. Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

10 digital I/O There are two 8-bit I/O ports implemented ports P1 and P2 (only six P2 I/O signals are available on external pins): All individual I/O bits are independently programmable. Any combination of input, output, and interrupt conditions is possible. Edge-selectable interrupt input capability for all the eight bits of port P1 and six bits of port P2. Read/write access to port-control registers is supported by all instructions. watchdog timer NOTE: Six bits of port P2, P2. to P2.5, are available on external pins but all control and data bits for port P2 are implemented. The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals. timer_a3 Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers. Timer_A3 Signal Connections Input Pin Number Device Input Signal Module Input Name Module Block Module Output Signal Output Pin Number 13 - P1. TACLK TACLK ACLK ACLK SMCLK SMCLK Timer NA 9 - P2.1 INCLK INCLK 14 - P1.1 TA CCIA 14 - P P2.2 TA CCIB 18 - P1.5 CCR TA DVSS GND 1 - P2.2 DVCC VCC 15 - P1.2 TA1 CCI1A 15 - P P2.3 TA1 CCI1B 19 - P1.6 CCR1 TA1 DVSS GND 11 - P2.3 DVCC VCC 16 - P1.3 TA2 CCI2A 16 - P1.3 ACLK (internal) CCI2B 2 - P1.7 CCR2 TA2 DVSS GND 12 - P2.4 DVCC VCC

11 peripheral file map PERIPHERALS WITH WORD ACCESS Timer_A Reserved Reserved Reserved Reserved Capture/compare register Capture/compare register Capture/compare register Timer_A register Reserved Reserved Reserved Reserved Capture/compare control Capture/compare control Capture/compare control Timer_A control Timer_A interrupt vector Flash Memory Flash control 3 Flash control 2 Flash control 1 TACCR2 TACCR1 TACCR TAR TACCTL2 TACCTL1 TACCTL TACTL TAIV FCTL3 FCTL2 FCTL1 17Eh 17Ch 17Ah 178h 176h 174h 172h 17h 16Eh 16Ch 16Ah 168h 166h 164h 162h 16h 12Eh 12Ch 12Ah 128h Watchdog Watchdog/timer control WDTCTL 12h PERIPHERALS WITH BYTE ACCESS Basic Clock Basic clock sys. control2 Basic clock sys. control1 DCO clock freq. control BCSCTL2 BCSCTL1 DCOCTL 58h 57h 56h Port P2 Port P1 Special Function Port P2 selection Port P2 interrupt enable Port P2 interrupt edge select Port P2 interrupt flag Port P2 direction Port P2 output Port P2 input Port P1 selection Port P1 interrupt enable Port P1 interrupt edge select Port P1 interrupt flag Port P1 direction Port P1 output Port P1 input SFR interrupt flag2 SFR interrupt flag1 SFR interrupt enable2 SFR interrupt enable1 P2SEL P2IE P2IES P2IFG P2DIR P2OUT P2IN P1SEL P1IE P1IES P1IFG P1DIR P1OUT P1IN IFG2 IFG1 IE2 IE1 2Eh 2Dh 2Ch 2Bh 2Ah 29h 28h 26h 25h 24h 23h 22h 21h 2h 3h 2h 1h h

12 absolute maximum ratings Voltage applied at V CC to V SS V to 4.1 V Voltage applied to any pin (referenced to V SS ) V to V CC +.3 V Diode current at any device terminal ±2 ma Storage temperature, T stg (unprogrammed device) C to 15 C Storage temperature, T stg (programmed device) C to 85 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE: All voltages referenced to VSS. recommended operating conditions MIN NOM MAX UNITS Supply voltage during program execution, VCC (see Note 1) V Supply voltage during program/erase flash memory, VCC V Supply voltage, VSS V Operating free-air temperature range, TA 4 85 C LFXT1 crystal frequency, f(lfxt1) (see Note 2) LF mode selected, XTS= Watch crystal Hz XT1 mode selected, XTS=1 Ceramic resonator 45 8 Crystal 1 8 khz VCC = 1.8 V dc 2 MHz Processor frequency f(system) (MCLK signal) VCC = 2.2 V dc 5 MHz VCC = 3.6 V dc 8 MHz NOTES: 1. The LFXT1 oscillator in LF-mode requires a resistor of 5.1 MΩ from XOUT to VSS when VCC <2.5 V. The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal frequency of 4 MHz at VCC 2.2 V. The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal frequency of 8 MHz at VCC 2.8 V. 2. The LFXT1 oscillator in LF-mode requires a watch crystal. The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or crystal. f(system) Maximum Processor Frequency MHz MSP43F11x Devices 2 MHz at 1.8 V 5 MHz at 2.2 V VCC Supply Voltage V 8 MHz at 3.6 V NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum VCC of 2.7 V. Figure 1. Frequency vs Supply Voltage 4

13 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) supply current (into V CC ) excluding external current I(AM) I(CPUOff) I(LPM2) I(LPM3) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Active mode Low-power mode, (LPM) Low-power mode, (LPM2) Low-power mode, (LPM3) TA A = 4 C +85 C, VCC = 2.2 V 2 25 f(mclk) = f(smclk) = 1 MHz, f(aclk) = 32,768 Hz VCC = 3 V C +85 C, VCC = 2.2 V TA = f(mclk) = f(smclk) = f(aclk) = 496 Hz VCC = 3 V TA A = 4 C +85 C, VCC = 2.2 V f(mclk) =, f(smclk) = 1 MHz, f(aclk) = 32,768 Hz VCC = 3 V 55 7 TA A = 4 C +85 C, VCC = 2.2 V f(mclk) = f(smclk) = MHz, f(aclk) = 32,768 Hz, SCG = VCC = 3 V TA = 4 C TA = 25 C VCC = 2.2 V.7 1 µaa TA = 85 C TA = 4 C TA = 25 C VCC = 3 V µaa TA = 85 C TA = 4 C I(LPM4) Low-power mode, (LPM4) TA = 25 C TA = 85 C NOTE: All inputs are tied to V or VCC. Outputs do not source or sink any current f(mclk) = MHz f(smclk) = MHz, VCC = 2.2 V/3 V.1.5 µaa f(aclk) = Hz, SCG = current consumption of active mode versus system frequency, F version I AM = I AM[1 MHz] f system [MHz] current consumption of active mode versus supply voltage, F version I AM = I AM[3 V] + 12 µa/v (V CC 3 V) µa µa µa µa

14 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) Schmitt-trigger inputs Port 1 to Port P2; P1. to P1.7, P2. to P2.5 VIT+ VIT Vhys PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Positive-going input threshold voltage Negative-going input threshold voltage Input voltage hysteresis, (VIT+ VIT ) standard inputs RST/NMI; TCK, TMS, TDI VIL VIH Low-level input voltage High-level input voltage inputs Px.x, TAx t(int) VCC = 2.2 V VCC = 3 V VCC = 2.2 V.4.9 VCC = 3 V VCC = 2.2 V.3 1 VCC = 3 V PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VCC = 2.2 V / 3 V V V V VSS VSS+.6 V.8 VCC VCC V PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT External interrupt timing Port P1, P2: P1.x to P2.x, External trigger signal for the interrupt flag, (see Note 1) 2.2 V/3 V 1.5 cycle 2.2 V 62 3 V 5 t(cap) Timer_A, capture timing TA, TA1, TA2 (see Note 2) 2.2 V 62 f(taext) Timer_A clock frequency externally applied to pin TACLK, INCLK t(h) = t(l) f(taint) Timer_A clock frequency SMCLK or ACLK signal selected NOTES: ns 2.2 V/3 V 1.5 cycle 3 V V 8 3 V V 8 3 V 1 1. The external signal sets the interrupt flag every time the minimum t(int) cycle and time parameters are met. It may be set even with trigger signals shorter than t(int). Both the cycle and timing specifications must be met to ensure the flag is set. t(int) is measured in MCLK cycles. 2. The external capture signal triggers the capture event every time the mimimum t(cap) cycle and time parameters are met. A capture may be triggered with capture signals even shorter than t(cap). Both the cycle and timing specifications must be met to ensure a correct capture of the 16-bit timer value and to ensure the flag is set. leakage current PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Port P1: P1.x, 7 VCC = 2.2 V/3 V, ±5 (see Notes 1 and 2) Ilkg(Px.x) High-impedance leakage current na Port P2: P2.x, 5 VCC = 2.2 V/3 V, ±5 (see Notes 1 and 2) NOTES: 1. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted. 2. The leakage of the digital port pins is measured individually. The port pin must be selected for input and there must be no optional pullup or pulldown resistor. ns MHz MHz

15 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) outputs Port 1 to Port 2; P1. to P1.7, P2. to P2.5 VOH VOH VOL NOTES: PARAMETER TEST CONDITIONS MIN TYP MAX UNIT High-level output voltage Port 1 High-level output voltage Port 2 Low-level output voltage Port 1 and Port 2 I(OHmax) = 1.5 ma I(OHmax) = 6 ma I(OHmax) = 1.5 ma I(OHmax) = 6 ma I(OHmax) = 1 ma I(OHmax) = 3.4 ma I(OHmax) = 1 ma I(OHmax) = 3.4 ma I(OLmax) = 1.5 ma I(OLmax) = 6 ma I(OLmax) = 1.5 ma I(OLmax) = 6 ma VCC = 2.2 V VCC = 3 V VCC = 2.2 V VCC = 3 V VCC = 2.2 V VCC = 3 V See Note 1 VCC.25 VCC See Note 2 VCC.6 VCC See Note 1 VCC.25 VCC See Note 2 VCC.6 VCC See Note 3 VCC.25 VCC See Note 3 VCC.6 VCC See Note 3 VCC.25 VCC See Note 3 VCC.6 VCC See Note 1 VSS VSS+.25 See Note 2 VSS VSS+.6 See Note 1 VSS VSS+.25 See Note 2 VSS VSS The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed ±12 ma to hold the maximum voltage drop specified. 2. The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed ±48 ma to hold the maximum voltage drop specified. 3. One output loaded at a time. outputs P1.x, P2.x, TAx PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT f(p2) P2./ACLK, CL = 2 pf 2.2 V/3 V fsystem f(tax) t(xdc) Output frequency Duty cycle of O/P frequency TA, TA1, TA2, CL = 2 pf Internal clock source, SMCLK signal applied (See Note 1) P1.4/SMCLK, CL = 2 pf 2.2 V/3 V dc fsystem fsmclk = flfxt1 = fxt1 4% 6% fsmclk = flfxt1 = flf fsmclk = flfxt1/n fsmclk = fdcoclk 2.2 V/3 V 5% 15 ns 35% 65% 2.2 V/3 V 5% 5%+ 5% 15 ns 15 ns 5% 5%+ 15 ns fp2 = flfxt1 = fxt1 4% 6% P2./ACLK, CL = 2 pf fp2 = flfxt1 = flf 2.2 V/3 V 3% 7% fp2 = flfxt1/n 5% t(tadc) TA, TA1, TA2, CL = 2 pf, Duty cycle = 5% 2.2 V/3 V ±5 ns NOTE 1: The limits of the system clock MCLK have to be met. MCLK and SMCLK can have different frequencies. V V V MHz

16 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued) PUC/POR PARAMETER TEST CONDITIONS MIN TYP MAX UNIT t(por_delay) µs VPOR POR TA = 25 C TA = 85 C TA = 4 C V VCC = 2.2 V/3 V V V V(min).4 V t(reset) PUC/POR Reset is accepted internally 2 µs V VCC V POR V (min) POR No POR POR t Figure 2. Power-On Reset (POR) vs Supply Voltage V POR [V] Max Min C Temperature [ C] Figure 3. V POR vs Temperature

17 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued) wake-up from lower power modes (LPMx) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT t(lpm) VCC = 2.2 V/3 V 1 t(lpm2) VCC = 2.2 V/3 V 1 t(lpm3) Delay time (see Note 1) f(mclk) = 1 MHz, VCC = 2.2 V/3 V 6 f(mclk) = 2 MHz, VCC = 2.2 V/3 V 6 µss f(mclk) = 3 MHz, VCC = 2.2 V/3 V 6 f(mclk) = 1 MHz, VCC = 2.2 V/3 V 6 t(lpm4) f(mclk) = 2 MHz, VCC = 2.2 V/3 V 6 µss f(mclk) = 3 MHz, VCC = 2.2 V/3 V 6 NOTE 1: RAM Parameter applicable only if DCOCLK is used for MCLK. PARAMETER MIN TYP MAX UNIT V(RAMh) CPU halted (see Note 1) 1.6 V NOTE 1: This parameter defines the minimum supply voltage VCC when the data in the program memory RAM remains unchanged. No program execution should happen during this supply voltage condition. ns

18 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued) DCO PARAMETER TEST CONDITIONS MIN TYP MAX UNIT f(dco3) Rsel =, DCO = 3, MOD =, DCOR =, TA = 25 C f(dco13) Rsel = 1, DCO = 3, MOD =, DCOR =, TA = 25 C f(dco23) Rsel = 2, DCO = 3, MOD =, DCOR =, TA = 25 C f(dco33) Rsel = 3, DCO = 3, MOD =, DCOR =, TA = 25 C f(dco43) Rsel = 4, DCO = 3, MOD =, DCOR =, TA = 25 C f(dco53) Rsel = 5, DCO = 3, MOD =, DCOR =, TA = 25 C f(dco63) Rsel = 6, DCO = 3, MOD =, DCOR =, TA = 25 C f(dco73) Rsel = 7, DCO = 3, MOD =, DCOR =, TA = 25 C f(dco77) Rsel = 7, DCO = 7, MOD =, DCOR =, TA = 25 C f(dco47) Rsel = 4, DCO = 7, MOD =, DCOR =, TA = 25 C VCC = 2.2 V/3 V VCC = 2.2 V VCC = 3 V VCC = 2.2 V VCC = 3 V VCC = 2.2 V VCC = 3 V VCC = 2.2 V VCC = 3 V VCC = 2.2 V VCC = 3 V VCC = 2.2 V VCC = 3 V VCC = 2.2 V VCC = 3 V VCC = 2.2 V VCC = 3 V VCC = 2.2 V VCC = 3 V MHz MHz MHz MHz MHz MHz MHz MHz MHz FDCO4 FDCO4 FDCO4 MHz x1.7 x2.1 x2.5 S(Rsel) SR = frsel+1/frsel VCC = 2.2 V/3 V S(DCO) SDCO = fdco+1/fdco VCC = 2.2 V/3 V Dt DV NOTE 1: Temperature drift, Rsel = 4, DCO = 3, MOD = VCC = 2.2 V (see Note 1) VCC = 3 V Drift with VCC variation, Rsel = 4, DCO = 3, MOD = (see Note 1) These parameters are not production tested. ratio %/ C VCC = 2.2 V/3 V 5 1 %/V Frequency Variance Max f(dcox7) Min Max f(dcox) Min ÎÎÎÎÎÎ ÎÎÎÎÎÎ 1 fdcoclk 2.2 V 3 V VCC DCO Steps Figure 4. DCO Characteristics

19 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued) main DCO characteristics Individual devices have a minimum and maximum operation frequency. The specified parameters for f (DCOx) to f (DCOx7) are valid for all devices. All ranges selected by Rsel(n) overlap with Rsel(n+1): Rsel overlaps Rsel1,... Rsel6 overlaps Rsel7. DCO control bits DCO, DCO1, and DCO2 have a step size as defined by parameter S DCO. Modulation control bits MOD to MOD4 select how often f (DCO+1) is used within the period of 32 DCOCLK cycles. The frequency f (DCO) is used for the remaining cycles. The frequency is an average equal to: crystal oscillator, LFXT1 CXIN CXOUT PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Input capacitance Output capacitance XTS=; LF mode selected. VCC = 2.2 V / 3 V XTS=1; XT1 mode selected. VCC = 2.2 V / 3 V (Note 1) XTS=; LF mode selected. VCC = 2.2 V / 3 V XTS=1; XT1 mode selected. VCC = 2.2 V / 3 V (Note 1) pf pf VIL VIH NOTES: Input levels at XIN VCC = 2.2 V/3 V (see Note 2) VSS.8 VCC 1. The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer. 2. Applies only when using an external logic-level clock source. Not applicable when using a crystal or resonator..2 VCC VCC V

20 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) Flash Memory PARAMETER TEST CONDITIONS VCC MIN NOM MAX UNIT VCC(PGM/ ERASE) Program and Erase supply voltage V fftg Flash Timing Generator frequency khz IPGM Supply current from DVCC during program 2.7 V/ 3.6 V 3 5 ma IERASE Supply current from DVCC during erase 2.7 V/ 3.6 V 3 5 ma tcpt Cumulative program time see Note V/ 3.6 V 4 ms tcmerase Cumulative mass erase time see Note V/ 3.6 V 2 ms Program/Erase endurance cycles tretention Data retention duration TJ = 25 C 1 years tword Word or byte program time 35 tblock, Block program time for 1st byte or word 3 tblock, 1-63 Block program time for each additional byte or word 21 see Note 3 tblock, End Block program end-sequence wait time 6 tmass Erase Mass erase time 5297 tseg Erase Segment erase time 4819 NOTES: 1. The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes. 2. The mass erase duration generated by the flash timing generator is at least 11.1ms ( = 5297x1/fFTG,max = 5297x1/476kHz). To achieve the required cumulative mass erase time the Flash Controller s mass erase operation can be repeated until this time is met. (A worst case minimum of 19 cycles are required). 3. These values are hardwired into the Flash Controller s state machine (tftg = 1/fFTG). tftg JTAG Interface PARAMETER TEST CONDITIONS VCC MIN NOM MAX UNIT ftck TCK input frequency see Note V 5 MHz 3 V 1 MHz RInternal Internal pull-up resistance on TMS, TCK, TDI/TCLK see Note V/ 3 V kω NOTES: 1. ftck may be restricted to meet the timing requirements of the module selected. 2. TMS, TDI/TCLK, and TCK pull-up resistors are implemented in all versions.

21 APPLICATION INFORMATION input/output schematic Port P1, P1. to P1.3, input/output with Schmitt-trigger P1SEL.x P1DIR.x Direction Control From Module P1OUT.x Module X OUT 1 1 Pad Logic P1. P1.3 P1IN.x EN Module X IN D P1IRQ.x P1IE.x P1IFG.x Q EN Set Interrupt Edge Select NOTE: x = Bit/identifier, to 3 for port P1 Interrupt Flag P1IES.x P1SEL.x PnSel.x PnDIR.x Direction control from PnOUT.x Module X OUT PnIN.x Module X IN PnIE.x PnIFG.x PnIES.x module P1Sel. P1DIR. P1DIR. P1OUT. VSS P1IN. TACLK P1IE. P1IFG. P1IES. P1Sel.1 P1DIR.1 P1DIR.1 P1OUT.1 Out signal P1IN.1 CCIA P1IE.1 P1IFG.1 P1IES.1 P1Sel.2 P1DIR.2 P1DIR.2 P1OUT.2 Out1 signal P1IN.2 CCI1A P1IE.2 P1IFG.2 P1IES.2 P1Sel.3 P1DIR.3 P1DIR.3 P1OUT.3 Out2 signal P1IN.3 CCI2A P1IE.3 P1IFG.3 P1IES.3 Signal from or to Timer_A

22 APPLICATION INFORMATION input/output schematic (continued) Port P1, P1.4 to P1.7, input/output with Schmitt-trigger and in-system access features P1SEL.x P1DIR.x Direction Control From Module P1OUT.x Module X OUT 1 1 Pad Logic P1.4 P1.7 P1IN.x TST Bus Keeper EN Module X IN D P1IRQ.x P1IE.x P1IFG.x Q EN Set Interrupt Flag Interrupt Edge Select P1IES.x P1SEL.x Control By JTAG TST Fuse Fuse Blow TSTControl GND 6 kω Typical TEST NOTE: Fuse not implemented in F11x P1.x TDO Controlled By JTAG P1.7/TDI/TDO Controlled by JTAG TDI TST P1.x P1.6/TDI/TCLK NOTE: The test pin should be protected from potential EMI and ESD voltage spikes. This may require a smaller external pulldown resistor in some applications. TMS TST P1.x x = Bit identifier, 4 to 7 for port P1 During programming activity and during blowing the fuse, the pin TDO/TDI is used to apply the test input for JTAG circuitry. TCK TST P1.5/TMS P1.x P1.4/TCK PnSel.x PnDIR.x Direction control from PnOUT.x Module X OUT PnIN.x Module X IN PnIE.x PnIFG.x PnIES.x module P1Sel.4 P1DIR.4 P1DIR.4 P1OUT.4 SMCLK P1IN.4 unused P1IE.4 P1IFG.4 P1IES.4 P1Sel.5 P1DIR.5 P1DIR.5 P1OUT.5 Out signal P1IN.5 unused P1IE.5 P1IFG.5 P1IES.5 P1Sel.6 P1DIR.6 P1DIR.6 P1OUT.6 Out1 signal P1IN.6 unused P1IE.6 P1IFG.6 P1IES.6 P1Sel.7 P1DIR.7 P1DIR.7 P1OUT.7 Out2 signal P1IN.7 unused P1IE.7 P1IFG.7 P1IES.7 Signal from or to Timer_A

23 APPLICATION INFORMATION input/output schematic (continued) Port P2, P2. to P2.4, input/output with Schmitt-trigger P2SEL.x P2DIR.x Direction Control From Module 1 : Input 1: Output P2OUT.x Module X OUT 1 Pad Logic P2. P2.4 P2IN.x EN Module X IN D P2IRQ.x P2IE.x P2IFG.x Q EN Set Interrupt Edge Select NOTE: x = Bit Identifier, to 4 For Port P2 Interrupt Flag P2IES.x P2SEL.x PnSel.x PnDIR.x Direction control from module PnOUT.x Module X OUT PnIN.x Module X IN PnIE.x PnIFG.x PnIES.x P2Sel. P2DIR. P2DIR. P2OUT. ACLK P2IN. unused P2IE. P2IFG. P1IES. P2Sel.1 P2DIR.1 P2DIR.1 P2OUT.1 VSS P2IN.1 INCLK P2IE.1 P2IFG.1 P1IES.1 P2Sel.2 P2DIR.2 P2DIR.2 P2OUT.2 Out signal P2IN.2 CCIB P2IE.2 P2IFG.2 P1IES.2 P2Sel.3 P2DIR.3 P2DIR.3 P2OUT.3 Out1 signal P2IN.3 CCI1B P2IE.3 P2IFG.3 P1IES.3 P2Sel.4 P2DIR.4 P2DIR.4 P2OUT.4 Out2 signal P2IN.4 unused P2IE.4 P2IFG.4 P1IES.4 Signal from or to Timer_A

24 APPLICATION INFORMATION input/output schematic (continued) Port P2, P2.5, input/output with Schmitt-trigger and R OSC function for the Basic Clock module P2SEL.5 P2DIR.5 : Input 1: Output Pad Logic Direction Control From Module P2OUT.5 Module X OUT 1 1 P2.5 P2IN.5 Bus Keeper EN Module X IN P2IRQ.5 D P2IE.5 P2IFG.5 Q EN Set Interrupt Edge Select VCC Internal to Basic Clock Module 1 Interrupt Flag P2IES.5 DCOR P2SEL.5 CAPD.5 DC Generator NOTE: DCOR: Control bit from basic clock module if it is set, P2.5 Is disconnected from P2.5 pad PnSel.x PnDIR.x Direction control from PnOUT.x Module X OUT PnIN.x Module X IN PnIE.x PnIFG.x PnIES.x module P2Sel.5 P2DIR.5 P2DIR.5 P2OUT.5 VSS P2IN.5 unused P2IE.5 P2IFG.5 P2IES.5

25 APPLICATION INFORMATION input/output schematic (continued) Port P2, unbonded bits P2.6 and P2.7 P2SEL.x P2DIR.x Direction Control From Module P2OUT.x Module X OUT 1 1 : Input 1: Output P2IN.x Module X IN EN D Node Is Reset With PUC Bus Keeper P2IRQ.x P2IE.x P2IFG.x Q EN Set Interrupt Edge Select PUC Interrupt Flag NOTE: x = Bit/identifier, 6 to 7 for port P2 without external pins P2IES.x P2SEL.x P2Sel.x P2DIR.x Direction control from P2OUT.x Module X OUT P2IN.x Module X IN P2IE.x P2IFG.x P2IES.x module P2Sel.6 P2DIR.6 P2DIR.6 P2OUT.6 VSS P2IN.6 unused P2IE.6 P2IFG.6 P2IES.6 P2Sel.7 P2DIR.7 P2DIR.7 P2OUT.7 VSS P2IN.7 unused P2IE.7 P2IFG.7 P2IES.7 NOTE: A good use of the unbonded bits 6 and 7 of port P2 is to use the interrupt flags. The interrupt flags can not be influenced from any signal other than from software. They work then as a soft interrupt.

26 APPLICATION INFORMATION JTAG fuse check mode The JTAG protection fuse is not implemented in the MSP43F11x devices.

27

28 MECHANICAL DATA MTSS1C JANUARY 1995 REVISED FEBRUARY 1999 PW (R-PDSO-G**) 14 PINS SHOWN PLASTIC SMALL-OUTLINE PACKAGE,3,65,1 M, ,5 4,3 6,6 6,2,15 NOM Gage Plane 1 A 7 8,25,75,5 1,2 MAX,15,5 Seating Plane,1 DIM PINS ** A MAX 3,1 5,1 5,1 6,6 7,9 9,8 A MIN 2,9 4,9 4,9 6,4 7,7 9,6 4464/F 1/97 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed,15. D. Falls within JEDEC MO-153

29 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio Data Converters dataconverter.ti.com Automotive DSP dsp.ti.com Broadband Interface interface.ti.com Digital Control Logic logic.ti.com Military Power Mgmt power.ti.com Optical Networking Microcontrollers microcontroller.ti.com Security Telephony Video & Imaging Wireless Mailing Address: Texas Instruments Post Office Box Dallas, Texas Copyright 24, Texas Instruments Incorporated