查询 DAC8541 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 SLAS353 DECEMBER 2001 FEATURES Micropower Operation: 250 µa at 5 V AV DD Power-On Reset to Min-Scale 16-Bit

Size: px
Start display at page:

Download "查询 DAC8541 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 SLAS353 DECEMBER 2001 FEATURES Micropower Operation: 250 µa at 5 V AV DD Power-On Reset to Min-Scale 16-Bit"

Transcription

1 查询 DAC8541 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 FEATURES Micropower Operation: 25 µa at 5 V AV DD Power-On Reset to Min-Scale 16-Bit Monotonic Settling Time: 1 µs to ±.3% FSR 16-Bit Parallel Interface On-Chip Output Buffer Amplifier With Rail-to-Rail Operation Hardware Reset to Min-Scale or Mid-Scale Double-Buffered Architecture Asynchronous LDAC Control Data Readback Support 1.8 V Compatible Digital Interface: DV DD = 1.8 V 5.5 V Wide Analog Supply Range: AV DD = 2.7 V 5.5 V 32-Lead 5 mm 5 mm TQFP Package APPLICATIONS Process Control Data Acquisition Systems Closed-Loop Servo Control PC Peripherals Portable Instrumentation DESCRIPTION The DAC8541 is a low-power, single channel, 16-bit, voltage output DAC. Its on-chip precision output amplifier allows rail-to-rail voltage swing to be achieved at the output. The DAC8541 utilizes a 16-bit parallel interface and features additional powerdown function pins as well as hardware-enabled, asynchronous DAC updating and reset capability. The DAC8541 requires an external reference voltage to set the output range of the DAC. The device incorporates a power-on-reset circuit that ensures that the DAC output powers up at min-scale and remains there until a valid write takes place to the device. In addition, the DAC8541 contains a power-down feature, accessed via two hardware pins, that when enabled reduces the current consumption of the device to 2 na at 5 V. The low power consumption of this device in normal operation makes it ideally suited for use in portable battery operated equipment applications. The power consumption is 1.2 mw at AV DD = 5 V reducing to 1 µw in power-down mode. The DAC8541 is available in a 32-lead TQFP package with an operating temperature range of 4 C to 85 C. AVDD DVDD VREFH DAC8541 Sense Data I/O 16 I/O Buffer Input Register DAC Register DAC CS R/W BTC/USB Control Logic Power Down Control Logic Resistor Network AGND DGND RSTSEL RST LDAC VREFL Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PD PD1 Copyright 21, Texas Instruments Incorporated

2 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. PRODUCT PACKAGE AVAILABLE OPTIONS PACKAGE DRAWING NUMBER TA PACKAGE MARKING DAC TQFP PBS 4 C to 85 C E41Y ORDERING NUMBER DAC8541Y/25 DAC8541Y/2K absolute maximum ratings over operating free-air temperature (unless otherwise noted) TRANSPORT MEDIA Tape and Reel AV DD to AGND V to 6 V DV DD to DGND V to 6 V Digital input voltage to DGND V to DV DD +.3 V V OUT to AGND V to AV DD +.3 V Operating temperature range C to 85 C Storage temperature range, T stg C to 15 C Junction temperature, T J max C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. electrical characteristics, DV DD = 1.8 V to 5.5 V; AV DD = 2.7 V to 5.5 V; R L = 2 kω to AGND; C L = 2 pf to AGND; all specifications 4 C to 85 C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT STATIC PERFORMANCE (see Note 1) Resolution 16 Bits Relative accuracy ±.98 %FSR Differential nonlinearity 16-Bit monotonic ±1 LSB Zero code error All zeroes loaded to DAC register 5 2 mv Full-scale error All ones loaded to DAC register.15.8 %FSR Gain error ±.8 %FSR Zero code error drift ±2 µv/ C Gain temperature coefficient ±5 OUTPUT CHARACTERISTICS (see Note 2) Output voltage range 2 VREFL VREFH V Output voltage settling time (full scale) RL = 2 kω; pf < CL < 2 pf 8 1 RL = 2 kω; CL = 5 pf 12 Slew rate 1 V/µs Capacitive load stability RL = 47 RL = 2 kω 1 ppm of FSR/ C Digital-to-analog glitch impulse 1 LSB change around major carry (see Note 3) 2 nv s Digital feedthrough.5 nv s DC output impedance 1 Ω Short circuit current Power-up time NOTES: AVDD = 5 V 5 AVDD = 3 V 2 Coming out of power-down mode, AVDD = 5 V 2.5 Coming out of power-down mode, AVDD = 3 V 5 1. Linearity calculated using a reduced code range of 485 to Output unloaded. 2. Assured by design and characterization, not production tested. 3. Specification for code changes at each N x 496 code boundary. µs pf ma µss

3 electrical characteristics, DV DD = 1.8 V to 5.5 V; AV DD = 2.7 V to 5.5 V; R L = 2 kω to AGND; C L = 2 pf to AGND; all specifications 4 C to 85 C (unless otherwise noted) (continued) REFERENCE INPUT Reference current PARAMETER TEST CONDITIONS MIN TYP MAX UNIT AVDD = VREFH = 5 V, VREFL = AGND 5 75 AVDD = VREFH = 3.6 V, VREFL = AGND 35 6 VREFH input range VREFH>VREFL AVDD V VREFL input range 1 AGND 1 mv Reference input impedance 1 kω LOGIC INPUTS (see Note 2) Input current ±1 µa VINL, input low voltage DVDD = 1.8 V to 5.5 V.3 DVDD V VINH, input high voltage DVDD = 1.8 V to 5.5 V.7 DVDD V Pin input capacitance 3 pf POWER REQUIREMENTS DVDD V DIDD DAC active and excluding load current, VIH = DVDD and VIL = DGND µaa.2 1. µa AVDD V AIDD (normal operation) AVDD = 3.6 V to 5.5 V AVDD = 2.7 V to 3.6 V AIDD (all power-down modes) AVDD = 3.6 V to 5.5 V AVDD = 2.7 V to 3.6 V POWER EFFICIENCY DAC active and excluding load current, VIH = DVDD and VIL = DGND VIH = DVDD and VIL = DGND IOUT/AIDD I(LOAD) = 2 ma, AVDD = +5 V 89% NOTE 2; Assured by design and characterization, not production tested µaa µaa

4 PBS PACKAGE (TOP VIEW) DB15 DB14 DB13 DB12 DB11 DB1 DB9 DB DAC V OUT V OUT Sense AGND V REF L V REF H AV DD DV DD DGND DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB CS R/W LDAC RST RSTSEL BTC/USB PD1 PD Terminal Functions TERMINAL NAME NO. I/O DESCRIPTION DB15 DB 1 16 I/O Data input/output, (pin 1-MSB: pin 16-LSB) DGND 17 I Digital ground DVDD 18 I Digital supply input, 1.8 V to 5.5 V AVDD 19 I Analog power supply input, 2.7 V to 5.5 V VREFH 2 I Positive reference voltage input (referenced to AGND) VREFL 21 I Negative reference voltage input (referenced to AGND), nominally VREFL = AGND AGND 22 I Analog ground Sense 23 I Analog output sense. The feedback terminal of the output amplifier. 24 O Analog output voltage from DAC. The output amplifier has rail-to-rail operation. PD 25 I Powerdown control bit PD1 26 I Powerdown control bit 1 BTC/USB 27 I Data input format: binary twos complement or unipolar straight binary RSTSEL 28 I Reset on active RST to min-scale (RSTSEL = ) or mid-scale (RSTSEL = 1) RST 29 I reset to min-scale or mid-scale, rising edge (Does not reset input register data.) LDAC 3 I Asynchronous load command, rising edge R/W 31 I Read/Write control input CS 32 I Chip select, active low

5 timing characteristics, DV DD = 1.8 V to 5.5 V; AV DD = 2.7 V to 5.5 V; R L = 2 kω to AGND; C L = 2 pf to AGND; all specifications 4 C to 85 C (unless otherwise noted) MIN TYP MAX UNIT tw1 Pulse width: CS low for valid write 2 ns tsu1 Setup time: R/W low before CS falling (see Note 4) ns tsu2 Setup time: data in valid before CS falling ns th1 Hold time: R/W low after CS rising (see Note 4) 1 ns th2 Hold time: data in valid after CS rising 15 ns tw2 Pulse width: CS low for valid read 4 ns tsu3 Setup time: R/W high before CS falling 3 ns td1 Delay time: data out valid after CS falling 6 8 ns th3 Hold time: R/W high after CS rising 1 ns th4 Hold time: data out valid after CS rising 5 2 ns tsu4 Setup time: LDAC rising after CS falling (see Note 4) 1 ns td2 Delay time: CS low after LDAC rising 5 ns tw3 Pulse width: LDAC low 4 ns tw4 Pulse width: LDAC high 4 ns tw5 Pulse width: CS high (see Note 4) 8 ns tsu5 Setup time: RSTSEL valid before RST rising ns th5 Hold time: RSTSEL valid after RST rising 2 ns tw6 Pulse width: RST low 4 ns tw7 Pulse width: RST high 4 ns ts Settling time (settling time for a full scale code change) 1 µs NOTE 4: Simplified operation: CS and W/R can be tied low if the DAC8541 is the only device on the bus and Read operation is not needed. In this case, LDAC is still required to update the output of the DAC and tsu(4) is from Data In Valid to LDAC Rising. tw1 tw5 tw2 CS tsu1 th1 tsu3 th3 R/W Data I/O DB DB15 tsu2 th2 td1 Data In Valid tsu4 td2 Data Out Valid th4 LDAC tw3 tw4 ±.3% of FSR Error Bands ts Figure 1. Data Read/Write Timing

6 tsu5 RSTSEL tw6 th5 RST tw7 +FS (RSTSEL = Low) FS +FS (RSTSEL = High) FS ts Min-Scale Mid-Scale Figure 2. Reset Timing TYPICAL CHARACTERISTICS This condition applies to all typical characteristics: V REF H = AV DD, V REF L = AGND, T A = 25 C (unless otherwise noted) Linearity Error LSB LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR DIGITAL INPUT CODE AVDD = 2.7 V, TA = 85 C Differential Linearity Error LSB Digital Input Code Figure 3

7 Linearity Error LSB TYPICAL CHARACTERISTICS LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR DIGITAL INPUT CODE AVDD = 2.7 V, TA = 25 C Differential Linearity Error LSB Digital Input Code Figure 4

8 TYPICAL CHARACTERISTICS Linearity Error LSB Differential Linearity Error LSB LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR DIGITAL INPUT CODE AVDD = 2.7 V, TA = 4 C Digital Input Code Figure 5

9 TYPICAL CHARACTERISTICS 2 15 ZERO-SCALE ERROR FREE-AIR TEMPERATURE AVDD = VREF = 5 V 2 15 FULL-SCALE ERROR FREE-AIR TEMPERATURE To Avoid Clipping of The Output Signal During The Test, VREF = AVDD 1mV Zero-Scale Error mv AVDD = VREF = 2.7 V Full-Scale Error mv AVDD= 2.7 V AVDD = 5 V TA Free-Air Temperature C Figure TA Free-Air Temperature C Figure 7 3 OUTPUT VOLTAGE DRIVE CURRENT CAPABILITY AVDD = VREF = 2.7 V 5 OUTPUT VOLTAGE DRIVE CURRENT CAPABILITY Output Voltage V V OUT DAC Loaded With FFFFh DAC Loaded With h Output Voltage V V OUT DAC Loaded With FFFFh AVDD = VREF = 5 V DAC Loaded With h AI DD Analog Supply Current µ A I(SOURCE/SINK) Drive Current Capability ma Figure 8 ANALOG SUPPLY CURRENT ANALOG SUPPLY VOLTAGE AVDD Analog Supply Voltage V Figure 1 Frequency I(SOURCE/SINK) Drive Current Capability ma AVDD = 5 V TA = 25 C Figure 9 AIDD HISTOGRAM AIDD µa Figure 11

10 TYPICAL CHARACTERISTICS Frequency AVDD = 2.7 V TA = 25 C AIDD HISTOGRAM AI DD Analog Supply Current µ A ANALOG SUPPLY CURRENT DIGITAL INPUT CODE Excluding Reference and Load Current. AVDD = DVDD = 5 V AVDD = DVDD = 2.7 V AIDD µa Digital Input Code Figure 12 Figure 13 AI DD Analog Supply Current µ A ANALOG SUPPLY CURRENT FREE-AIR TEMPERATURE Excluding Reference and Load Current. AVDD = DVDD = 5 V AVDD = DVDD = 2.7 V TA Free-Air Temperature C Figure 14 Power-Down Current na AI DD POWER-DOWN CURRENT SUPPLY VOLTAGE TA = 85 C Figure 15 TA = 4 C TA = 25 C AVDD Supply Voltage V DI DD Digital Supply Current µ A DIGITAL SUPPLY CURRENT LOGIC INPUT VOLTAGE DIDD Values are Shown for Logic Level Change on one Digital Input. DVDD = 2.7 V Figure 16 DVDD = 5 V VLOGIC Logic Input Voltage V POWER-ON RESET TO V Loaded With 2 kω to AGND AVDD (2 V/div) (1 V/div) Figure 17

11 TYPICAL CHARACTERISTICS EXITING POWER-DOWN AV DD = V REF = 2.7 V Digital Code = 8h Scope Trigger (5 V/div) Figure 18 V OUT (2 V/div) Output Voltage 2 mv/div V OUT MAJOR CARRY CODE CHANGE GLITCH AV DD = DV DD = V REF = 2.7 V Code 8 H to 7FFF H Glitch Occurs Every N 496 Code Boundary Figure 19 Output Voltage 5 mv/div V OUT MAJOR CARRY CODE CHANGE GLITCH AV DD = DV DD = V REF = 5 V Code 8 H to 7FFF H Glitch Occurs Every N 496 Code Boundary Figure 2 FULL-SCALE SETTLING TIME AV DD = 2.7 V Scope Trigger (5 V/div) Large-Signal Output (1 V/div) Small-Signal Error (1 mv/div) Full-Scale Code Change: H to FFFF H Output Loaded With 2 kω and 2 pf to AGND Figure 21 FULL-SCALE SETTLING TIME AV DD = 2.7 V Large-Signal Output (1 V/div) Full-Scale Code Change: FFFF H to H Output Loaded With 2 kω and 2 pf to AGND Small-Signal Error (1 mv/div) HALF-SCALE SETTLING TIME AV DD = 2.7 V Half-Scale Code Change: 4 H to C H Output Loaded With 2 kω and 2 pf to AGND Large-Signal Output (1 V/div) Small-Signal Error (1 mv/div) Scope Trigger (5 V/div) Figure 22 Scope Trigger (5 V/div) Figure 23

12 TYPICAL CHARACTERISTICS HALF-SCALE SETTLING TIME FULL-SCALE SETTLING TIME AV DD = 2.7 V Half-Scale Code Change: C H to 4 H Output Loaded With 2 kω and 2 pf to AGND AV DD = 5 V Large-Signal Output (2 V/div) Small-Signal Error (1 mv/div) Large-Signal Output (1 V/div) Small-Signal Error (1 mv/div) Full-Scale Code Change: H to FFFF H Output Loaded With 2 kω and 2 pf to AGND Scope Trigger (5 V/div) Figure Scope Trigger (5 V/div) Figure FULL-SCALE SETTLING TIME Large-Signal Output (2 V/div) AV DD = 5 V Full-Scale Code Change: FFFF H to H Output Loaded With 2 kω and 2 pf to AGND Small-Signal Error (1 mv/div) HALF-SCALE SETTLING TIME AV DD = 5 V Half-Scale Code Change: 4 H to C H Output Loaded With 2 kω and 2 pf to AGND Large-Signal Output (1 V/div) Small-Signal Error (1 mv/div) Scope Trigger (5 V/div) Figure Scope Trigger (5 V/div) Figure HALF-SCALE SETTLING TIME AV DD = 5 V Half-Scale Code Change: C H to 4 H Output Loaded With 2 kω and 2 pf to AGND Small-Signal Error (1 mv/div) Large-Signal Output (1 V/div) Scope Trigger (5 V/div) Figure 28

13 THEORY OF OPERATION D/A section The architecture of the DAC8541 consists of a string DAC followed by an output buffer amplifier. Figure 29 shows a generalized block diagram of the DAC architecture. VREFH = External Reference Voltage Sense DAC Register REF+ Resistor String REF + VREFL = AGND Figure 29. Generalized DAC Architecture The input coding to the DAC8541 is set by the BTC/USB input to the device. When this input is high, the input code is binary 2s complement. If the input is low, the format is unipolar straight binary, in which case the ideal output voltage is given by: V V H D OUT REF Where D = the decimal equivalent of the binary code that is loaded to the DAC register, which can range from to and V REF L = AGND. VREFH RDIVIDE VREFH 2 R R To Output Amplifier (2x Gain) R R VREFL Figure 3. Typical Resistor String

14 THEORY OF OPERATION resistor string The resistor string section is shown in Figure 3. It is simply a string of resistors, each of which has a value of R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off. This voltage is then presented to the output amplifier by closing one of the switches connecting the string to the amplifier. The negative tap of the resistor string, V REF L, can be tied to AGND or a small voltage can be applied in order to make minor adjustments to the offset seen at the V OUT pin. (This is discussed in more detail in the voltage reference inputs section.) output amplifier The output buffer amplifier is capable of generating near rail-to-rail voltages on its output, which gives an output range of V to AV DD (offset and gain errors affect the absolute V OUT range). It is also capable of driving a load of 2 kω in parallel with 1 pf to AGND while remaining stable. The source and sink capabilities of the output amplifier can be seen in the typical curves. The slew rate of the DAC8541 is typically 1 V/µs with a typical full-scale settling time of 8 µs. For additional functionality, the inverting input of the output amplifier is brought out via the V OUT Sense pin. This allows for better accuracy in critical applications by tying the V OUT Sense and V OUT together directly at the load. Other signal conditioning circuitry may also be connected between these points for specific applications. parallel interface The DAC8541 provides a 16-bit parallel interface and supports both writing to and reading from the DAC input register. (See the timing characteristics section for detailed information for a typical write or read command.) In addition to the data, CS, and R/W inputs, the DAC8541 s interface also provides powerdown, LDAC, data format, and reset/reset-select control. Tables 1 and 2 show the control signal actions and data format, respectively. These features are discussed in more detail in the remaining sections. Table 1. DAC8541 CONTROL SIGNAL SUMMARY CS R/W BTC/USB LDAC RST RSTSEL PD1 PD ACTION H X X X X X X X Device data I/O is disabled on the bus. L X X H,L X L L Write initiated, present input data to the bus. H X X H,L X L L Read initiated, data from input register is presented to data bus. X X X H,L X L L Input data is latched when writing to the device. X X X H,L X L L Data from input register is transferred to DAC register and is updated. X X L X X X X X Input/output data format is unipolar straight binary. X X H X X X X X Input/output data format is binary 2s complement. X X X X L L L DAC register and reset to min-scale. (If DAC is powered down during reset, DAC register resets and will settle to min-scale upon power up.) X X X X H L L DAC register and reset to mid-scale. (If DAC is powered down during reset, DAC register resets and will settle to mid-scale upon power up.) X X X X X X L H Powerdown device, impedance equals 1 kω to AGND X X X X X X H L Powerdown device, impedance equals 1 kω to AGND X X X X X X H H Powerdown device, impedance equals high impedance Only disables 16-bit data I/O interface. Other control lines remain active.

15 THEORY OF OPERATION data format Table 2 details the input data format of the DAC8541. Two data I/O formats are available to the host interface. These two formats are binary 2s complement (BTC) and unipolar straight binary (USB). The BTC/USB input pin controls the format used by the DAC. The data format selected by the BTC/USB input is used for data written into the device as well as data that is read back from the DAC8541. (Refer to Table 1 and Figure 1 for additional information for performing read and write operations.) LDAC function Table 2. DAC8541 Data Format BTC/USB = BTC/USB = 1 UNIPOLAR STRAIGHT BINARY BINARY 2s COMPLEMENT DIGITAL INPUT ANALOG OUTPUT DIGITAL INPUT ANALOG OUTPUT xh Min-scale x8h Min-scale x1h Min-scale + 1 LSB x81h Min-scale + 1 LSB x8h Mid-scale xh Mid-scale x81h Mid-scale + 1 LSB x1h Mid-scale + 1 LSB xffffh Full Scale x7fffh Full Scale The DAC8541 is designed using a double-buffered architecture. A write command transfers data from the data input pins into the input register. The data is held in the input register until a rising edge is detected on the LDAC input. This rising edge signal transfers the data from the input register to the DAC register. Upon issuance of the rising LDAC edge, the output of the DAC8541 begins settling to the newly written data value presented to the DAC register.(data in the input register is not changed when an LDAC command is given.) RST and RSTSEL The RST and RSTSEL inputs control the reset of the DAC register and consequently, the DAC output. The reset command is edge triggered by a low-to-high transition on the RST pin. Once a rising edge on RST is detected, the DAC output may settle to the mid-scale or min-scale code depending on the state of the RSTSEL input. A logic high value on RSTSEL causes the DAC output to reset to mid-scale and a logic low value resets the DAC to min-scale. Application of a valid reset signal to the DAC does not overwrite existing data in the input register. power-on reset The DAC8541 contains a power-on reset circuit that controls the output voltage during power up. On power up, the DAC register (and DAC output) is set to min-scale (plus a small offset error produced by the output buffer). It remains at min-scale until a valid write sequence is made to the DAC changing the DAC register data. This is useful in applications where it is important to know the state of the output of the DAC while the system is in the process of powering up. DGND must be applied to all digital inputs until the digital and analog supplies are applied to the DAC8541. Logic voltages applied to the input pins when power is not applied to DV DD and AV DD, may power the device through the ESD input structures causing undesired operation.

16 THEORY OF OPERATION power-down modes The DAC8541 utilizes four modes of operation. These modes are programmable via two inputs (PD1 and PD) to the device. Table 3 shows how the state of these pins correspond to the mode of operation of the DAC8541. Table 3. Modes of Operation for the DAC8541 PD1 PD OPERATING MODE Normal operation POWER-DOWN MODES 1 1 kω to AGND 1 1 kω to AGND 1 1 High impedance When both pins are set to, the device works normally with its typical power consumption of 25 µa at AV DD = 5 V. However, for the three power-down modes, the supply current falls to 2 na at AV DD = 5 V (5 na at AV DD = 3 V). Not only does the supply current fall, but the V OUT terminal is internally switched from the output of the amplifier to a resistor network of known values. This has the advantage that the output impedance of the device is known while in power-down mode. There are three different options: The output is connected internally to AGND through a 1-kΩ resistor, it is connected to AGND through a 1-kΩ resistor, or it is left open-circuited (high impedance). The output stage is illustrated in Figure 31. DAC Amplifier _ + Sense Powerdown Circuitry Resistor Network Figure 31. Output Stage During Power Down (High-Impedance) All analog circuitry is shut down when a power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. This allows the DAC s output voltage to return to the previous level when power-up resumes. The delay time required to exit power-down is typically 2.5 µs for AV DD = 5 V and 5 µs for AV DD = 3 V. (See the typical curves section for additional information.) voltage reference inputs Two voltage inputs provide the reference set points for the DAC architecture. These are V REF H and V REF L. For typical rail-to-rail operation, V REF H should be equivalent to AV DD and V REF L tied to AGND. The output voltage is given by: V OUT V REF H 2 V REF L The use of the V REF L input allows minor adjustments to be made to the offset of the DAC output by applying a small voltage to the V REF L input. The acceptable range is between 1 mv and 1 mv with respect to AGND. A low output impedance source is needed, so that the accuracy of the DAC over its operating range is not affected.

17 THEORY OF OPERATION analog and digital supplies The DAC8541 utilizes two separate supplies for operation. The analog supply (AV DD ) powers the output buffer and DAC while the digital supply (DV DD ) sets the I/O voltage thresholds. Refer to the device specification table for additional information. AV DD can operate from 2.7 V to 5.5 V while DV DD can independently function from 1.8 V to 5.5 V. The control and data I/O thresholds are determined by DV DD and are given in the electrical characteristics section. host processor interfacing APPLICATION INFORMATION DAC8541 to MSP43 microcontroller Figure 32 shows a typical parallel interface connection between the DAC8541 and a MSP43 microcontroller. The setup for the interface shown uses ports 4 and 5 of the MSP43 to send or receive the 16-bit data while bits 7 of port 2 provides the control signals for the DAC. When data is to be transmitted to the DAC8541, the data is made available to the DAC via P4 and P5 and P2.1 is taken low. The MSP43 then toggles P2. from high-to-low and back to high, transferring the 16-bit data to the DAC. This data is loaded into the DAC register by applying a rising edge to P2.4. The remaining five I/O signals of P2 shown in the figure control the reset, power-down, and data format functions of the DAC. Depending on the specific requirements of a given application, these pins may be tied to DGND or DV DD, enabling the desired mode of operation. MSP43F149 P4[:7] P5[:7] 8 Bits 8 Bits 16 Bits DAC8541 D[15:] AVDD.1 µf 1 µf AVDD P2: CS P2:1 P2:2 P2:3 R/W RST RSTSEL DVDD.1 µf 1 µf DVDD P2:4 P2:5 P2:6 LDAC PD PD1 SENSE P2:7 BTC/USB VREFL DGND VREFH AGND VREF.1 µf 1 to 1 µf (Other Connections Omitted for Clarity) DAC8541 to TMS32C542 DSP Figure 32. DAC8541 to MSP43 Microcontroller Figure 33 shows the connections between the DAC8541 and the TMS32C542 digital signal processor. Data is provided via the parallel data bus of the DSP while the DAC s CS control input is derived from the decoded I/O strobe signal. The IOSTRB in addition to the R/W and XF(I/O) signals control the data transmission to and from the DAC as well as the LDAC control. With additional decoding, multiple DAC8541 s can be connected to the same parallel data bus of the DSP.

18 APPLICATION INFORMATION TMS32C542 D[15:] 16 Bits D[15:] DAC8541 AVDD AVDD A[23:].1 µf 1 µf IOSTRB Address EN Decoder CS DVDD DVDD R/W XF(I/O) R/W LDAC SENSE.1 µf 1 µf VREFL DGND VREFH AGND VREF.1 µf 1 to 1 µf (Other Connections Omitted for Clarity) bipolar operation using the DAC8541 Figure 33. DAC8541 to TMS32 DSP The DAC8541 has been designed for single-supply operation but a bipolar output range is also possible using the circuit shown in Figure 34. The circuit allows the DAC8541 to achieve an analog output range of ±5 V. Rail-to-rail operation at the amplifier output is achievable using an OPA73 as the output amplifier. Setting BTC/USB = 1, sets the DAC into binary 2s complement I/O format for the bipolar V OUT configuration. When operated with BTC/USB set high, the output voltage for any input code can be calculated as follows: V OUT V REF H D R1 R2 R1 V REF H R2 where D represents the input code in decimal, unipolar straight binary ( 65535) and V REF L = AGND. With V REF H = 5 V, R 1 = R 2 = 1 kω: V OUT 1 D 5V This is an output voltage range of ±5 V with 8h corresponding to a 5 V output and 7FFFh corresponding to a 5 V output. Bipolar zero is given by h applied to the DAC. R1 R2 = 1 kω 1 µf 5 V.1 µf R1 = 1 kω VREFH DAC8541 Sense VREFL + 5 V 5 V OPA73 ±5 V (Other Pins Omitted for Clarity) Figure 34. Bipolar Operation With the DAC8541

19 APPLICATION INFORMATION layout A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. The following measures should be taken to assure optimum performance of the DAC8541. The DAC8541 offers dual-supply operation, as it can often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more important it becomes to separate the analog and digital ground and supply planes at the DAC. Because the DAC8541 has both analog and digital ground pins, return currents can be better controlled and have less effect on the DAC s output error. Ideally, AGND would be connected directly to an analog ground plane and DGND to the digital ground plane. The analog ground plane would be separate from the ground connection for the digital components until they were connected at the power entry point of the system. The power applied to AV DD and V REF H (this also applies to V REF L if not tied to AGND) should be well-regulated and low-noise. Switching power supplies and dc/dc converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. As with the AGND connection, AV DD should be connected to a 5-V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 1-µF to 1-µF and.1-µf bypass capacitors are strongly recommended. In some situations, additional bypassing may be required, such as a 1-µF electrolytic capacitor or even a Pi filter made up of inductors and capacitors all designed to essentially lowpass filter the AV DD supply, removing the high frequency noise.

20 PBS (S-PQFP-G32) MECHANICAL DATA PLASTIC QUAD FLATPACK,23,5,8 M, ,13 NOM 1 8 3,5 TYP 5,5 4,95 SQ 7,1 SQ 6,9,1 MIN,25 Gage Plane 7 1,5,95,7,4 Seating Plane 1,2 MAX, /A 11/95 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice.

21 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio Data Converters dataconverter.ti.com Automotive DSP dsp.ti.com Broadband Interface interface.ti.com Digital Control Logic logic.ti.com Military Power Mgmt power.ti.com Optical Networking Microcontrollers microcontroller.ti.com Security Telephony Video & Imaging Wireless Mailing Address: Texas Instruments Post Office Box Dallas, Texas Copyright 24, Texas Instruments Incorporated

Microsoft Word - LR1122B-B.doc

Microsoft Word - LR1122B-B.doc UNISONIC TECHNOLOGIES CO., LTD LOW NOISE ma LDO REGULATOR DESCRIPTION The UTC is a typical LDO (linear regulator) with the features of High output voltage accuracy, low supply current, low ON-resistance,

More information

Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin.

Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin. Features Wide 3.6V to 32V Input Voltage Range Output Adjustable from 0.8V to 30V Maximum Duty Cycle 100% Minimum Drop Out 0.6V Fixed 300KHz Switching Frequency 12A Constant Output Current Capability Internal

More information

GH1220 Hall Switch

GH1220 Hall Switch Unipolar Hall Switch - Medium Sensitivity Product Description The DH220 is a unipolar h all switch designed in CMOS technology. The IC internally includes a voltage regulator, Hall sensor with dynamic

More information

查询 UA733 供应商 The A733M is obsolete and no longer supplied. 200-MHz Bandwidth 250-kΩ Input Resistance 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 SLFS027B NOVEMBER 1970

查询 UA733 供应商 The A733M is obsolete and no longer supplied. 200-MHz Bandwidth 250-kΩ Input Resistance 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 SLFS027B NOVEMBER 1970 查询 UA733 供应商 2-MHz Bandwidth 25-kΩ Input Resistance 捷多邦, 专业 PCB 打样工厂,2 小时加急出货 Selectable Nominal Amplification of 1, 1, or No Frequency Compensation Required A733C...D, N, OR NS PACKAGE A733M...J PACKAGE

More information

Microsoft PowerPoint - STU_EC_Ch08.ppt

Microsoft PowerPoint - STU_EC_Ch08.ppt 樹德科技大學資訊工程系 Chapter 8: Counters Shi-Huang Chen Fall 2010 1 Outline Asynchronous Counter Operation Synchronous Counter Operation Up/Down Synchronous Counters Design of Synchronous Counters Cascaded Counters

More information

LH_Series_Rev2014.pdf

LH_Series_Rev2014.pdf REMINDERS Product information in this catalog is as of October 2013. All of the contents specified herein are subject to change without notice due to technical improvements, etc. Therefore, please check

More information

Microsoft Word - AP1515V02

Microsoft Word - AP1515V02 Document No. Rev.: V0.20 Page: 1 of 9 Revision History Rev. DRN # History Initiator Effective Date V01 V02 Initial document 黃宗文 Add second package description 葉宗榮 2014/05/15 2015/09/08 Initiator: 雷晨妤 (DCC)

More information

Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family

Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family small, speedy, safe Eextremely modular Up to 64 modules per bus de Quick reaction time: up to 20 µs A new Member of the Cube Family Murrelektronik s modular I/O system expands the field-tested Cube family

More information

T stg -40 to 125 C V cc 3.8V V dc RH 0 to 100 %RH T a -40 to +125 C -0.3 to 3.6V V -0.3 to VDD+0.3 V -10 to +10 ma = 25 = 3V) VDD

T stg -40 to 125 C V cc 3.8V V dc RH 0 to 100 %RH T a -40 to +125 C -0.3 to 3.6V V -0.3 to VDD+0.3 V -10 to +10 ma = 25 = 3V) VDD 1/16 T stg -40 to 125 C V cc 3.8V V dc RH 0 to 100 %RH T a -40 to +125 C -0.3 to 3.6V V -0.3 to VDD+0.3 V -10 to +10 ma (@T = 25 C, @Vdd = 3V) VDD 1.8 3.0 3.6 V (1) 0.08 0.3 µa Idd 300 450 500 µa 0.25

More information

OVLFx3C7_Series_A3_bgry-KB.pub

OVLFx3C7_Series_A3_bgry-KB.pub (5 mm) x High brightness with well-defined spatial radiation patterns x U-resistant epoxy lens x Blue, green, red, yellow Product Photo Here Each device in the OLFx3C7 series is a high-intensity LED mounted

More information

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi SPHE8202R Design Guide V2.0 JUN, 2007 19, Innovation First Road Science Park Hsin-Chu Taiwan 300 R.O.C. Tel: 886-3-578-6005 Fax: 886-3-578-4418 Web: www.sunplus.com SPHE8202R Design Guide Important Notice

More information

BC04 Module_antenna__ doc

BC04 Module_antenna__ doc http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 1 of 10 http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 2 of 10 http://www.infobluetooth.com TEL:+86-23-68798999

More information

Microsoft Word - ML63S_8.doc

Microsoft Word - ML63S_8.doc Series DC-DC Converter Application ower Source of ortable roducts almtops ortable Cameras and Video Recorders Wireless mouse and keyboard Ordering Information Features Small number of external components:

More information

< B9E2BBFAD7DBBACFCDBCB2E1B6A8B8E52DC7E5CEFAB0E6312E706466>

< B9E2BBFAD7DBBACFCDBCB2E1B6A8B8E52DC7E5CEFAB0E6312E706466> XYR XYR XYR Tel: 00 567068 www.zolix.com.cn 99 Tel: 00 567068 www.zolix.com.cn XYR500 XYR500 XYR000 XYR0000-CH XYmm.5 0 5 z 5 mm 5050 0000 0000 mm 00 00 0000 mm 6.5 76 98 8 Kg 6 8 5 XY/μm 0/5 0XYμm 0.5

More information

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi iml88-0v C / 8W T Tube EVM - pplication Notes iml88 0V C 8W T Tube EVM pplication Notes Table of Content. IC Description.... Features.... Package and Pin Diagrams.... pplication Circuit.... PCB Layout

More information

Microsoft Word - Atmel-45136A-Pick-Best-Microcontroller-Strom-Eiland-Flodell_Article_CS

Microsoft Word - Atmel-45136A-Pick-Best-Microcontroller-Strom-Eiland-Flodell_Article_CS 如 何 为 您 的 下 一 款 设 计 选 出 最 好 的 8 位 或 32 位 微 控 制 器 作 者 : Atmel 产 品 营 销 高 级 总 监 Oyvind Strom Atmel 产 品 营 销 总 监 Andreas Eieland Atmel 研 发 工 具 部 门 高 级 产 品 营 销 经 理 Henrik Flodell 不 久 之 前, 嵌 入 式 系 统 还 是 既 昂 贵

More information

HC50246_2009

HC50246_2009 Page: 1 of 7 Date: June 2, 2009 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:

More information

Microsoft PowerPoint - STU_EC_Ch07.ppt

Microsoft PowerPoint - STU_EC_Ch07.ppt 樹德科技大學資訊工程系 Chapter 7: Flip-Flops and Related Devices Shi-Huang Chen Fall 2010 1 Outline Latches Edge-Triggered Flip-Flops Master-Slave Flip-Flops Flip-Flop Operating Characteristics Flip-Flop Applications

More information

HC20131_2010

HC20131_2010 Page: 1 of 8 Date: April 14, 2010 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:

More information

MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / & 150KW / ( 10 ms ~ 99 hours)

MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / & 150KW / ( 10 ms ~ 99 hours) MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / &150KW / ( 10 ms ~ 99 hours) 10 100 / PROGRAMMABLE DC POWER SUPPLY MODEL 62000H SERIES USB

More information

Microsoft Word - PZ series.doc

Microsoft Word - PZ series.doc 叠 层 片 式 铁 氧 体 磁 珠 P 系 列 Multilayer Chip Ferrite Bead P Series Operating Temp. : -4 ~ +8 特 征 FEATUES 内 部 印 有 银 电 极 的 叠 层 结 构, 铁 氧 体 屏 蔽 无 串 扰 Internal silver printed layers and magnetic shielded structures

More information

QQGQ2.E Power Supplies, Information Technology Equipment Including Ele... 1/10

QQGQ2.E Power Supplies, Information Technology Equipment Including Ele... 1/10 QQGQ2.E232014 - Power Supplies, Information Technology Equipment Including Ele... 1/10 QQGQ2.E232014 Power Supplies, Information Technology Equipment Including Electrical Business Equipment - Component

More information

Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual

Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual Subject LD5515 Demo Board Model Name (5V/1.5A) Key Features Built-In Pump Express TM Operation Flyback topology with PSR Control Constant Voltage Constant Current High Efficiency with QR Operation (Meet

More information

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur iml8683-220v C / 4W Down-Light EVM - pplication Notes iml8683 220V C 4W Down Light EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication

More information

HCD0174_2008

HCD0174_2008 Reliability Laboratory Page: 1 of 5 Date: December 23, 2008 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified

More information

Table of Contents A. Product Outline.. 3 B. Features.. 4 C. Block Diagram... 5 D. Pin Assignments. 6 E. Physical Specifications... 7 F. DC Characteris

Table of Contents A. Product Outline.. 3 B. Features.. 4 C. Block Diagram... 5 D. Pin Assignments. 6 E. Physical Specifications... 7 F. DC Characteris Micro SD Card TM Product Specification Version 1.0 Information in this document is provided in connection with TwinMOS products. No license, express or implied, by estoppels or otherwise, to any intellectual

More information

1. 請 先 檢 查 包 裝 內 容 物 AC750 多 模 式 無 線 分 享 器 安 裝 指 南 安 裝 指 南 CD 光 碟 BR-6208AC 電 源 供 應 器 網 路 線 2. 將 設 備 接 上 電 源, 即 可 使 用 智 慧 型 無 線 裝 置 進 行 設 定 A. 接 上 電 源

1. 請 先 檢 查 包 裝 內 容 物 AC750 多 模 式 無 線 分 享 器 安 裝 指 南 安 裝 指 南 CD 光 碟 BR-6208AC 電 源 供 應 器 網 路 線 2. 將 設 備 接 上 電 源, 即 可 使 用 智 慧 型 無 線 裝 置 進 行 設 定 A. 接 上 電 源 1. 請 先 檢 查 包 裝 內 容 物 AC750 多 模 式 無 線 分 享 器 安 裝 指 南 安 裝 指 南 CD 光 碟 BR-6208AC 電 源 供 應 器 網 路 線 2. 將 設 備 接 上 電 源, 即 可 使 用 智 慧 型 無 線 裝 置 進 行 設 定 A. 接 上 電 源 B. 啟 用 智 慧 型 裝 置 的 無 線 Wi-Fi C. 選 擇 無 線 網 路 名 稱 "edimax.setup"

More information

FM1935X智能非接触读写器芯片

FM1935X智能非接触读写器芯片 FM33A0xx MCU 2017. 05 2.0 1 (http://www.fmsh.com/) 2.0 2 ... 3 1... 4 1.1... 4 1.2... 4 1.3... 5 1.3.1... 5 1.3.2... 5 1.4... 8 1.4.1 LQFP100... 8 1.4.2 LQFP80... 9 1.4.3... 9 2... 15 2.1 LQFP100... 15

More information

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin iml8683-220v C / 0W EVM - pplication Notes iml8683 220V C 0W EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication Circuit... 3 5. PCB

More information

Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provided by SUNPLUS TECHNOLO

Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provided by SUNPLUS TECHNOLO Car DVD New GUI IR Flow User Manual V0.1 Jan 25, 2008 19, Innovation First Road Science Park Hsin-Chu Taiwan 300 R.O.C. Tel: 886-3-578-6005 Fax: 886-3-578-4418 Web: www.sunplus.com Important Notice SUNPLUS

More information

2/80 2

2/80 2 2/80 2 3/80 3 DSP2400 is a high performance Digital Signal Processor (DSP) designed and developed by author s laboratory. It is designed for multimedia and wireless application. To develop application

More information

Edge-Triggered Rising Edge-Triggered ( Falling Edge-Triggered ( Unit 11 Latches and Flip-Flops 3 Timing for D Flip-Flop (Falling-Edge Trigger) Unit 11

Edge-Triggered Rising Edge-Triggered ( Falling Edge-Triggered ( Unit 11 Latches and Flip-Flops 3 Timing for D Flip-Flop (Falling-Edge Trigger) Unit 11 Latches and Flip-Flops 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop 11.6 J-K Flip-Flop 11.7 T Flip-Flop 11.8 Flip-Flops with additional Inputs

More information

FM1935X智能非接触读写器芯片

FM1935X智能非接触读写器芯片 FM3316/3315 MCU 2017.06 FM3316/3315 MCU 2.21 (http://www.fmsh.com/) FM3316/3315 MCU 2.22 ... 3 1... 4 2... 5 2.1... 5 2.2... 5 2.3... 6 2.3.1... 6 2.3.2... 6 2.4... 9 2.5... 10 2.5.1 LQFP64... 10 2.5.2

More information

AI-AUTO-011 Saflex® Advanced PVB - Color Interlayer (Chinese)

AI-AUTO-011 Saflex® Advanced PVB - Color Interlayer (Chinese) Saflex Saflex (PVB) / Saflex B Saflex PVB 96% Saflex PVB Saflex PVB Saflex Saflex PVB * RB47 367700 x x x x x RB47 377800 / x x x x x RB47 547800 x x x x x RB47 147800 x x x x x RB47 156100 x x x x RB47

More information

MAX3205Erev1.DS.C

MAX3205Erev1.DS.C 9-336; Rev ; 0/04 ±5kV ESD, (TVS), ESD HDTV PC ( DVI TM HDMI TM ) PC (FireWire USB 2.0) (PCI Express TM,InfiniBand ), ESD, ESD IEC 6000-4-2 ±5kV ±8kV ±5kV ESD TVS ESD, 2pF, 0.05pF, MAX3207 E, USB. USB

More information

untitled

untitled Bussmann 电路保护解决方案 Circuit Protection Solutions General Introduction Bussmann... innovative circuit protection Circuit Overload...Electrical and electronic systems can experience it. And so can people.

More information

Microsoft Word - HC20138_2010.doc

Microsoft Word - HC20138_2010.doc Page: 1 of 7 Date: April 26, 2010 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:

More information

关 于 瓶 装 水, 你 不 得 不 知 的 8 件 事 情 关 于 瓶 装 水, 你 不 得 不 知 的 8 件 事 情 1 水 质 : 瓶 装 的, 不 一 定 就 是 更 好 的 2 生 产 : 监 管 缺 位, 消 费 者 暴 露 于 风 险 之 中 人 们 往 往 假 定 瓶 装 水 是

关 于 瓶 装 水, 你 不 得 不 知 的 8 件 事 情 关 于 瓶 装 水, 你 不 得 不 知 的 8 件 事 情 1 水 质 : 瓶 装 的, 不 一 定 就 是 更 好 的 2 生 产 : 监 管 缺 位, 消 费 者 暴 露 于 风 险 之 中 人 们 往 往 假 定 瓶 装 水 是 关 于 瓶 装 水, 你 不 得 不 知 的 件 事 情 关 于 瓶 装 水, 你 不 得 不 知 的 8 件 事 情 关 于 瓶 装 水, 你 不 得 不 知 的 8 件 事 情 1 水 质 : 瓶 装 的, 不 一 定 就 是 更 好 的 2 生 产 : 监 管 缺 位, 消 费 者 暴 露 于 风 险 之 中 人 们 往 往 假 定 瓶 装 水 是 干 净 安 全 健 康 的, 广 告 传 递

More information

Logitech Wireless Combo MK45 English

Logitech Wireless Combo MK45 English Logitech Wireless Combo MK45 Setup Guide Logitech Wireless Combo MK45 English................................................................................... 7..........................................

More information

Microsoft Word - P SDV series.DOC

Microsoft Word - P SDV series.DOC 片式压敏电阻器 SDV 系列 Chip SDV Series Operating Temp. : -55 ~ +125 特征 SMD 结构适合高密度安装 优异的限压比, 响应时间短 (

More information

Microsoft PowerPoint - Ch5 The Bipolar Junction Transistor

Microsoft PowerPoint - Ch5 The Bipolar Junction Transistor O2005: Electronics The Bipolar Junction Transistor (BJT) 張大中 中央大學通訊工程系 dcchang@ce.ncu.edu.tw 中央大學通訊系張大中 Electronics, Neamen 3th Ed. 1 Bipolar Transistor Structures N P 17 10 N D 19 10 N D 15 10 中央大學通訊系張大中

More information

01CP-WX3030WNetc_CO_ENG.indd

01CP-WX3030WNetc_CO_ENG.indd Data Video Projector User s Manual (Concise) ModelS: 8928A/8930A/8931WA/ 8933W Information in this Guide may change due to product improvements. To obtain the latest manuals, literature, and software please

More information

邏輯分析儀的概念與原理-展示版

邏輯分析儀的概念與原理-展示版 PC Base Standalone LA-100 Q&A - - - - - - - SCOPE - - LA - - ( Embedded ) ( Skew ) - Data In External CLK Internal CLK Display Buffer ASIC CPU Memory Trigger Level - - Clock BUS Timing State - ( Timing

More information

Microsoft PowerPoint - TTCN-Introduction-v5.ppt

Microsoft PowerPoint - TTCN-Introduction-v5.ppt Conformance Testing and TTCN 工研院無線通訊技術部林牧台 / Morton Lin 03-5912360 mtlin@itri.org.tw 1 Outline Introduction and Terminology Conformance Testing Process 3GPP conformance testing and test cases A real world

More information

Preface This guide is intended to standardize the use of the WeChat brand and ensure the brand's integrity and consistency. The guide applies to all d

Preface This guide is intended to standardize the use of the WeChat brand and ensure the brand's integrity and consistency. The guide applies to all d WeChat Search Visual Identity Guidelines WEDESIGN 2018. 04 Preface This guide is intended to standardize the use of the WeChat brand and ensure the brand's integrity and consistency. The guide applies

More information

K301Q-D VRT中英文说明书141009

K301Q-D VRT中英文说明书141009 THE INSTALLING INSTRUCTION FOR CONCEALED TANK Important instuction:.. Please confirm the structure and shape before installing the toilet bowl. Meanwhile measure the exact size H between outfall and infall

More information

AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING

AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING 前言 - Andrew Payne 目录 1 2 Firefly Basics 3 COMPONENT TOOLBOX 目录 4 RESOURCES 致谢

More information

HC70245_2008

HC70245_2008 Reliability Laboratory Page: 1 of 6 Date: September 5, 2008 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified

More information

Current Sensing Chip Resistor

Current Sensing Chip Resistor 承認書 APPROVAL SHEET 廠商 : 客戶 : 麗智電子 ( 昆山 ) 有限公司 核準審核制作核準審核簽收 公 司 章 公 司 章 Liz Electronics (Kunshan) Co., LTD No. 989, Hanpu Road Kunshan City Jiangsu Province China Tel:0086-0512-57780531 Fax:0086-0512-57789581

More information

Chn 116 Neh.d.01.nis

Chn 116 Neh.d.01.nis 31 尼 希 米 书 尼 希 米 的 祷 告 以 下 是 哈 迦 利 亚 的 儿 子 尼 希 米 所 1 说 的 话 亚 达 薛 西 王 朝 二 十 年 基 斯 流 月 *, 我 住 在 京 城 书 珊 城 里 2 我 的 兄 弟 哈 拿 尼 和 其 他 一 些 人 从 犹 大 来 到 书 珊 城 我 向 他 们 打 听 那 些 劫 后 幸 存 的 犹 太 人 家 族 和 耶 路 撒 冷 的 情 形

More information

输电线路智能监测系统通信技术应用研究

输电线路智能监测系统通信技术应用研究 Smart Grid 智 能 电 网, 2014, 4, 11-15 http://dx.doi.org/10.12677/sg.2014.41003 Published Online February 2014 (http://www.hanspub.org/journal/sg.html) Application Research of Communication Technology for

More information

Microsoft PowerPoint - CH 04 Techniques of Circuit Analysis

Microsoft PowerPoint - CH 04 Techniques of Circuit Analysis Chap. 4 Techniques of Circuit Analysis Contents 4.1 Terminology 4.2 Introduction to the Node-Voltage Method 4.3 The Node-Voltage Method and Dependent Sources 4.4 The Node-Voltage Method: Some Special Cases

More information

Chroma 61500/ bit / RMS RMS VA ()61500 DSP THD /61508/61507/61609/61608/ (61500 ) Chroma STEP PULSE : LISTLIST 100 AC DC

Chroma 61500/ bit / RMS RMS VA ()61500 DSP THD /61508/61507/61609/61608/ (61500 ) Chroma STEP PULSE : LISTLIST 100 AC DC MODEL 61509/61508/61507/ 61609/61608/61607 PROGRAMMABLE AC POWER SOURCE MODEL 61509/61508/61507/ 61609/61608/61607 61509/61609: 6kVA 61508/61608: 4.5kVA 61507/61607: 3kVA : 0-175V/0-350V/Auto : DC, 15Hz-2kHz

More information

Table of Contents Power Film Capacitors Power Film Capacitors Series Table Product Type Series Voltage Capacitance() Page DC-Link Power Film Capacitors Power Film Capacitors Power Film Capacitors Power

More information

Microsoft Word - SWRH-B series of Shielded SMD Power Inductor.doc

Microsoft Word - SWRH-B series of Shielded SMD Power Inductor.doc Wire Wound SMD Power Inductors SWRH-B Series Operating Temperature: -25 ~+105 (Including self-heating) FEATURES Various high power inductors are superior to be high saturation Suitable for surface mounting

More information

1.ai

1.ai HDMI camera ARTRAY CO,. LTD Introduction Thank you for purchasing the ARTCAM HDMI camera series. This manual shows the direction how to use the viewer software. Please refer other instructions or contact

More information

Olav Lundström MicroSCADA Pro Marketing & Sales 2005 ABB - 1-1MRS755673

Olav Lundström MicroSCADA Pro Marketing & Sales 2005 ABB - 1-1MRS755673 Olav Lundström MicroSCADA Pro Marketing & Sales 2005 ABB - 1 - Contents MicroSCADA Pro Portal Marketing and sales Ordering MicroSCADA Pro Partners Club 2005 ABB - 2 - MicroSCADA Pro - Portal Imagine that

More information

untitled

untitled EDM12864-GR 1 24 1. ----------------------------------------------------3 2. ----------------------------------------------------3 3. ----------------------------------------------------3 4. -------------------------------------------------------6

More information

. Land Patterns for Reflow Soldering.Recommended Reflow Soldering Conditions (For Lead Free) TYPE PID0703 PID0704 PID1204 PID1205 PID1207 PID1209 L(mm

. Land Patterns for Reflow Soldering.Recommended Reflow Soldering Conditions (For Lead Free) TYPE PID0703 PID0704 PID1204 PID1205 PID1207 PID1209 L(mm .Features: 1.Magnetic Shielded surface mount inductor with high current rating. 2.Low resistance to keep power loss minimum..applications: Excellent for power line DC-DC conversion applications used in

More information

PowerPoint Presentation

PowerPoint Presentation Decision analysis 量化決策分析方法專論 2011/5/26 1 Problem formulation- states of nature In the decision analysis, decision alternatives are referred to as chance events. The possible outcomes for a chance event

More information

TX-NR3030_BAS_Cs_ indd

TX-NR3030_BAS_Cs_ indd TX-NR3030 http://www.onkyo.com/manual/txnr3030/adv/cs.html Cs 1 2 3 Speaker Cable 2 HDMI OUT HDMI IN HDMI OUT HDMI OUT HDMI OUT HDMI OUT 1 DIGITAL OPTICAL OUT AUDIO OUT TV 3 1 5 4 6 1 2 3 3 2 2 4 3 2 5

More information

V6800/V6600 3D

V6800/V6600 3D V6800/V6600 3D V6600/V6800 3D R 2000 2 3 4 5 R 6 7 8 The VIP (Video Interface Port) Connector are used for third party add-on modules, such as video capture cards or television tuners. DDR: Double Data

More information

Microsoft PowerPoint - ATF2015.ppt [相容模式]

Microsoft PowerPoint - ATF2015.ppt [相容模式] Improving the Video Totalized Method of Stopwatch Calibration Samuel C.K. Ko, Aaron Y.K. Yan and Henry C.K. Ma The Government of Hong Kong Special Administrative Region (SCL) 31 Oct 2015 1 Contents Introduction

More information

IP TCP/IP PC OS µclinux MPEG4 Blackfin DSP MPEG4 IP UDP Winsock I/O DirectShow Filter DirectShow MPEG4 µclinux TCP/IP IP COM, DirectShow I

IP TCP/IP PC OS µclinux MPEG4 Blackfin DSP MPEG4 IP UDP Winsock I/O DirectShow Filter DirectShow MPEG4 µclinux TCP/IP IP COM, DirectShow I 2004 5 IP TCP/IP PC OS µclinux MPEG4 Blackfin DSP MPEG4 IP UDP Winsock I/O DirectShow Filter DirectShow MPEG4 µclinux TCP/IP IP COM, DirectShow I Abstract The techniques of digital video processing, transferring

More information

Microsoft PowerPoint - Aqua-Sim.pptx

Microsoft PowerPoint - Aqua-Sim.pptx Peng Xie, Zhong Zhou, Zheng Peng, Hai Yan, Tiansi Hu, Jun-Hong Cui, Zhijie Shi, Yunsi Fei, Shengli Zhou Underwater Sensor Network Lab 1 Outline Motivations System Overview Aqua-Sim Components Experimental

More information

查询 PA 供应商 a FEATURES AC PERFORMANCE Small Signal Bandwidth: 80 MHz (A V = 1) Slew Rate: 450 V/ s Full Power Bandwidth: 6.8 MHz at 20 V p-p

查询 PA 供应商 a FEATURES AC PERFORMANCE Small Signal Bandwidth: 80 MHz (A V = 1) Slew Rate: 450 V/ s Full Power Bandwidth: 6.8 MHz at 20 V p-p 查询 5962-8964601PA 供应商 a FEATURES AC PERFORMANCE Small Signal Bandwidth: 80 MHz (A V = 1) Slew Rate: 450 V/ s Full Power Bandwidth: 6.8 MHz at 20 V p-p, R L = 500 Fast Settling: for 10 V Step: 110 ns to

More information

OA-253_H1~H4_OL.ai

OA-253_H1~H4_OL.ai WARNINGS Note: Read ALL the following BEFORE using this product. Follow all Guidelines at all times while using this product. CAUTION This warning indicates possibility of personal injury and material

More information

bingdian001.com

bingdian001.com .,,.,!, ( ), : r=0, g=0, ( ). Ok,,,,,.,,. (stackup) stackup, 8 (4 power/ground 4,sggssggs, L1, L2 L8) L1,L4,L5,L8 , Oz Oz Oz( )=28.3 g( ), 1Oz, (DK) Cx Co = Cx/Co = - Prepreg/Core pp,,core pp,, pp.,, :,,

More information

2015年4月11日雅思阅读预测机经(新东方版)

2015年4月11日雅思阅读预测机经(新东方版) 剑 桥 雅 思 10 第 一 时 间 解 析 阅 读 部 分 1 剑 桥 雅 思 10 整 体 内 容 统 计 2 剑 桥 雅 思 10 话 题 类 型 从 以 上 统 计 可 以 看 出, 雅 思 阅 读 的 考 试 话 题 一 直 广 泛 多 样 而 题 型 则 稳 中 有 变 以 剑 桥 10 的 test 4 为 例 出 现 的 三 篇 文 章 分 别 是 自 然 类, 心 理 研 究 类,

More information

1377_SNAP_Selection_Guide.fm

1377_SNAP_Selection_Guide.fm I/O? PC OptoTerminal Form 377-040325 www.opto-tech.com.cn support@opto-tech.com.cn 2 www.opto-tech.com.cn support@opto-tech.com.cn Form 377-040325 4 3 2 ÎÒ 5 ioproject FactoryFloor ioproject FactoryFloor

More information

<4D6963726F736F667420506F776572506F696E74202D20B5DAD2BBD5C228B4F2D3A1B0E6292E707074205BBCE6C8DDC4A3CABD5D>

<4D6963726F736F667420506F776572506F696E74202D20B5DAD2BBD5C228B4F2D3A1B0E6292E707074205BBCE6C8DDC4A3CABD5D> Homeworks ( 第 三 版 ):.4 (,, 3).5 (, 3).6. (, 3, 5). (, 4).4.6.7 (,3).9 (, 3, 5) Chapter. Number systems and codes 第 一 章. 数 制 与 编 码 . Overview 概 述 Information is of digital forms in a digital system, and

More information

Microsoft Word B

Microsoft Word B UNISONIC TECHNOLOGIES CO., LTD PC POWER SUPPLY SUPERVISOR SOP16 DESCRIPTION The UTC 3513 is designed to provide protection circuits, power good output (PGO) indicator, fault protection output () and a

More information

HC70044_2008

HC70044_2008 Page: 1 of 9 Date: July 10, 2008 KORENIX TECHNOLOGY CO., LTD. 9 F, NO. 100-1, MING-CHUAN RD., SHIN TIEN CITY, TAIPEI, TAIWAN The following merchandise was submitted and identified by the vendor as: Product

More information

a) Rating and Characteristics Disk Type 05D *Rated Rated Peak Varistor Clamping Typ. cap. Series Part No. Rated Voltage Energy Rated Power Current(8 2

a) Rating and Characteristics Disk Type 05D *Rated Rated Peak Varistor Clamping Typ. cap. Series Part No. Rated Voltage Energy Rated Power Current(8 2 ZR NR Series (Radial type) Disk type general use ZR type (Low voltage) and NR type (Medium/High Voltage) are for protection of electronics and control eqiupments from surge and noise. 1. Features Superior

More information

EMI LOOPS FILTERING EMI ferrite noise suppressors

EMI LOOPS FILTERING EMI ferrite noise suppressors (HighSpeedBoardDesign) (HIGHSPEEDBOARDDESIGN) 1 1 3 1.1 3 1.1.1 3 1.1.2 vs 4 1.1.3 5 1.1.4 8 1.2 9 1.2.1 9 1.2.2 vs 1 1.3 1 1.3.1 11 1.3.1.1 11 1.3.1.2 12 1.3.1.3 12 1.3.1.4 12 1.3.1.5 12 2. 2.1 14 2.1.1

More information

(Microsoft PowerPoint - 2015A UPEC IR ppt \(cn\) \(NDR\)4.8 [\317\340\310\335\304\243\312\275])

(Microsoft PowerPoint - 2015A UPEC IR ppt \(cn\) \(NDR\)4.8 [\317\340\310\335\304\243\312\275]) 股 票 代 號 :1216 TT 2015 全 年 度 業 績 發 佈 (2016.4.11 更 新 ) Disclaimers The information contained in this presentation is intended solely for your personal reference. Such information is subject to change without

More information

查询 AP432 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 Adjustable Precision Shunt Regulator Features - Precision reference voltage AP432 : 1.24V ± 1% AP432A : 1.24V

查询 AP432 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 Adjustable Precision Shunt Regulator Features - Precision reference voltage AP432 : 1.24V ± 1% AP432A : 1.24V 查询 AP432 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 Features - Precision reference voltage AP432 : 1.24V ± 1% AP432A : 1.24V ± 0.5% - Sink current capability: 200mA. - Minimum cathode current for regulation: 150µA

More information

Panaboard Overlayer help

Panaboard Overlayer help Panaboard Overlayer Image Capture Software for Electronic Whiteboard (Panaboard) ... 3... 5... 6... 13...14 Panaboard Overlayer 1. 2. 3. 4. 4-1. 4-2. [ / ] ( ) 4-3. 5. 6. 6-1. 6-2. [ / ] ( ) 7. Panaboard

More information

Tokyo Tech Template

Tokyo Tech Template 2.4GHz CMOS PA,,, 2010/07/21 Contents 1 Introduction 2 PA (Power Amplifier) 2.4GHz : WiMAX, WLAN, Bluetooth Introduction 3 Capacitive cross-coupling Self-biased cascode Schematic 4 Out V DD 2 : 1 V DD

More information

Chapter 24 DC Battery Sizing

Chapter 24  DC Battery Sizing 26 (Battery Sizing & Discharge Analysis) - 1. 2. 3. ETAP PowerStation IEEE 485 26-1 ETAP PowerStation 4.7 IEEE 485 ETAP PowerStation 26-2 ETAP PowerStation 4.7 26.1 (Study Toolbar) / (Run Battery Sizing

More information

6 4 6 5 5 2 2 3 1 2 3 1 6 6 6 6 5 5 5 2 2 4 126% * * GOLD COAST OFFICE. Cnr 2681 Gold Coast Highway and Elizabeth Avenue, Broadbeach Queensland 4218 PHONE 07 5531 8188 www.emandar.com.au Whilst every

More information

WTO

WTO 10384 200015128 UDC Exploration on Design of CIB s Human Resources System in the New Stage (MBA) 2004 2004 2 3 2004 3 2 0 0 4 2 WTO Abstract Abstract With the rapid development of the high and new technique

More information

查询 SN65LVCP23 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 SLLS554B NOVEMBER 2002 REVISED JUNE 2003 FEATURES High Speed 2x2 LVPECL Crosspoint Switch LVDS

查询 SN65LVCP23 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货   SLLS554B NOVEMBER 2002 REVISED JUNE 2003 FEATURES High Speed 2x2 LVPECL Crosspoint Switch LVDS 查询 SN65LVCP23 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 FEATURES High Speed 2x2 LVPECL Crosspoint Switch LVDS Crosspoint Switch Available in SN65LVCP22 50 ps (Typ), of Peak-to-Peak Jitter With PRBS = 2 23 1 Pattern

More information

SHIMPO_表1-表4

SHIMPO_表1-表4 For servo motor ABLEREDUCER L Series Features Coaxial shaft series L series Helical gears contribute to reduce vibration and noise. Standard backlash is 5 arc-min, ideal for precision control. High rigidity

More information

Gerotor Motors Series Dimensions A,B C T L L G1/2 M G1/ A 4 C H4 E

Gerotor Motors Series Dimensions A,B C T L L G1/2 M G1/ A 4 C H4 E Gerotor Motors Series Size CC-A Flange Options-B Shaft Options-C Ports Features 0 0 5 5 1 0 1 0 3 3 0 0 SAE A 2 Bolt - (2) 4 Bolt Magneto (4) 4 Bolt Square (H4) 1.0" Keyed (C) 25mm Keyed (A) 1.0' 6T Spline

More information

Microsoft PowerPoint - ryz_030708_pwo.ppt

Microsoft PowerPoint - ryz_030708_pwo.ppt Long Term Recovery of Seven PWO Crystals Ren-yuan Zhu California Institute of Technology CMS ECAL Week, CERN Introduction 20 endcap and 5 barrel PWO crystals went through (1) thermal annealing at 200 o

More information

HC20093A_2008

HC20093A_2008 Reliability Laboratory Page: 1 of 6 Date: March 5, 2008 KORENIX TECHNOLOGY., CO. FL 9, NO. 100-1, MIN-CHUAN RD. SHING TIEN CITY, TAIPEI, TAIWAN The following merchandise was submitted and identified by

More information

Microsoft Word - SP-DM13A-A.003.doc

Microsoft Word - SP-DM13A-A.003.doc Version : A.003 Issue Date : 2007/12/12 File Name Total Pages : 20 : SP--A.003.doc 16-bit Constant Current LED Driver 新竹市科學園區展業一路 9 號 7 樓之 1 9-7F-1, Prosperity Road I, Science Based Industrial Park, Hsin-Chu,

More information

* 1 * *1 *2 2

* 1 * *1 *2 2 * 1 * 2 1 2 *1 *2 2 3 1 2 7 bo 8 9 6 5 4 3 bn bm bl bk 1 2 3 * 4 5 6 7 8 9 bk bl p bq bp bm * bn bo bp bq * br br 8 . bs br bq bp bo 1234567 bo bnbm bl 8 9 bk 1 2 3 4 5 6 7 8 9 bk b bl bm bn bo bp

More information

untitled

untitled LBS Research and Application of Location Information Management Technology in LBS TP319 10290 UDC LBS Research and Application of Location Information Management Technology in LBS , LBS PDA LBS

More information

The BIST Scheme for Digital-to Analog converters 1

The BIST Scheme for Digital-to Analog converters 1 The BIST Scheme for Digital-to Analog converters . :... 03.DAC :... 05. :... 08 ( ) :... 08 ( ) :... 08. :... ( ) OP AMP... ( ) Charge Pump Circuit... 3 ( ) Analog Summer Circuit... 4 ( ) CMOS Schmitt

More information

2005 5,,,,,,,,,,,,,,,,, , , 2174, 7014 %, % 4, 1961, ,30, 30,, 4,1976,627,,,,, 3 (1993,12 ),, 2

2005 5,,,,,,,,,,,,,,,,, , , 2174, 7014 %, % 4, 1961, ,30, 30,, 4,1976,627,,,,, 3 (1993,12 ),, 2 3,,,,,, 1872,,,, 3 2004 ( 04BZS030),, 1 2005 5,,,,,,,,,,,,,,,,, 1928 716,1935 6 2682 1928 2 1935 6 1966, 2174, 7014 %, 94137 % 4, 1961, 59 1929,30, 30,, 4,1976,627,,,,, 3 (1993,12 ),, 2 , :,,,, :,,,,,,

More information

穨control.PDF

穨control.PDF TCP congestion control yhmiu Outline Congestion control algorithms Purpose of RFC2581 Purpose of RFC2582 TCP SS-DR 1998 TCP Extensions RFC1072 1988 SACK RFC2018 1996 FACK 1996 Rate-Halving 1997 OldTahoe

More information

(Microsoft Word W Technical document for \300\366\304\313.doc)

(Microsoft Word W Technical document for \300\366\304\313.doc) 1/15 V ALTIS-3535-3W-W-V Technical Document Features...2 Application...2 Environmental Compliance...2 Absolute Maximum Ratings...3 Flux Characteristics (Tj=50, IF=700mA)...4 Mechanical Dimension...5 Pad

More information

SHIMPO_表1-表4

SHIMPO_表1-表4 For servo motor ABLEREDUCER SSeries Coaxial shaft series Features S series Standard backlash is 3 arc-min, ideal for precision control. High rigidity & high torque were achived by uncaged needle roller

More information

Product Type Batteries (only) Circuit Breatkers & Load Protection Connection Devices Contactors Ethernet Switches, Stratix Switches I/O Modules; PLC N

Product Type Batteries (only) Circuit Breatkers & Load Protection Connection Devices Contactors Ethernet Switches, Stratix Switches I/O Modules; PLC N 1201 South Second Street Milwaukee, Wisconsin U.S.A. 53204 Tel 414-382-2000 1 July 2016 RE: China Restriction of Hazardous Substances (RoHS) Dear Customer, Rockwell Automation is committed to demonstrating

More information

穨良導絡值與驗診壓力之關聯研究

穨良導絡值與驗診壓力之關聯研究 Study for the Effect of Applied Diagnosis Pressure to Ryodoraku Acupuncture Readings Study for the Effect of Applied Diagnosis Pressure to Ryodoraku Acupuncture Readings I II Abstract Ryodoraku Acupuncture

More information

2

2 1 2 3 4 PHY (RAN1) LTE/LTE-A 6.3 Enhanced Downlink Multiple Antenna Transmission 6.3.1 CSI RS 6.4 Uplink Multiple Antenna Transmission 6.4.1 Transmission modes and Signalling requirements for SU-MIMO 6.5

More information

Thin Film Precision Temperature Chip Resistor TPT 2013.xls

Thin Film Precision Temperature Chip Resistor TPT 2013.xls FEATURE Thin Film Passivity NiCr Resistor Very Tight Tolerance from ±0.01%. Extremely Low TCR from ±5ppm/ Wide R-Value Range Rated : 1/32W ~ 1W (0402 ~2512) Applications Medical Equipment Testing / Measurement

More information

Microsoft PowerPoint - STU_EC_Ch02.ppt

Microsoft PowerPoint - STU_EC_Ch02.ppt 樹德科技大學資訊工程系 Chapter 2: Number Systems Operations and Codes Shi-Huang Chen Sept. 2010 1 Chapter Outline 2.1 Decimal Numbers 2.2 Binary Numbers 2.3 Decimal-to-Binary Conversion 2.4 Binary Arithmetic 2.5

More information