4.2 DC Bias

Similar documents
ANSYS 在航空航天器电磁兼容、电磁干扰分析中的应

usbintr.PDF

,,: 65,A - 10A, 9, M1A1, 85 %: 148,35 72,1/ 6, 17 % (20 15 %) [1 ] ;1994,, 2 2,;2001, ; , ; ; F - 16 ;2 ;; F - 15 ; ;, :,,,, ,,,, M

Ω Ω 75Ω

PCB a 2.5mm b 4.0mm A mm W/cm 3 PCB PCB 2.0mm 1.5mm PCB PCB

PCB Layout using ADS November 29, 2005 PCB Layout using ADS Dr. B. Frank Department of Electrical and Computer Engineering Queen's University Slide 1

RFID Transponder operating at MHz

CAM350 CAM350 CAM350 CAM350 Export Gerber 274D 274X Fire9000 Barco DPF NC Drill Mill Excellon Sieb Meyer IPC D 350 IPC D A Modification CAM/Ger

Microsoft Word - AN95007.doc

, V m 3,, I p R 1 = ( I p + I 1 ) / R 0 I p, R 1 / 4, R m V d, 1. 1 Doherty MRF6P21190 LDMOS,,, Doherty B Freescale M6P21190 ADS 2 Doherty 3 Doherty,

DATASHEET SEARCH SITE |

Design System Designer RF Analog - Designer Ptolemy Simulator System level - Designer E D A - s Modelsim RTL EDGE GSM WLAN Numeric Ptolemy Timed NC-Ve

APPLI002.DOC

Balun Design

3.1.doc

DSCHA Jun 06

amp_b3.PDF

第1讲-电磁兼容导论.ppt

( ) T arget R ecogn ition),,,,,,, ( IFF, Iden tification F riend o r Foe),,,,,,, ( N CTR, N on2 Cooperative T arget R ecogn ition), (

Yageo Chip Antenna Sum V doc

PowerPoint Presentation

BranchLine Coupler - Quadrature

untitled

Microsoft PowerPoint - Pres_ansoft_elettronica.ppt

Presentation - Advanced Planar Antenna Designs for Wireless Devices

pages.pdf

Filter Design in Thirty Seconds

TB215.doc

Microsoft PowerPoint - seminaari 26_5_04_antenniteknologiat.ppt

CSTHandOut

Novel 2-D Photonic Bandgap Structure For Microstrip Lines - IEEE Microwa ve and Guided Wave Letters

Microsoft Word - Differential Circuit Comparison App note_B.doc

A stair-shaped slot antenna for the triple-band WLAN applications

A Miniature GPS Planar Chip Antenna Integrated with Low Noise Amplifier

Balun Design

SGS-Apache BQB proposal_04_11_2003

Directional Couplers.doc

書名:

Microsoft Word - SLVU2.8-4 Rev04.doc

AWT6166_Rev_0.3.PMD

untitled

lumprlc.fm

FSA W Low Voltage Dual DPDT Analog Switch

Integrated microstrip and rectangular waveguide in planar form - IEEE Microwave and Wireless Components Letters [see also IEEE Microwave and Guided Wave Letters]

Hybrid of Monopole and Dipole Antennas for Concurrent 2.4- and 5-GHz WLAN Access Point

Special Materials in CST STUDIO SUITE 2012

Full Band Waveguide-to-Microstrip Probe Transitions - Microwave Symposium Digest, 1999 IEEE MTT-S International

Microsoft PowerPoint - Ch5 The Bipolar Junction Transistor

HFSS Antenna Design Kit

Combline Cavity Filter Design in HFSS

ims2001_TUIF_28_1659_CD.PDF

3152 IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, VOL. 52, NO. 11, NOVEMBER 2004 (c) Fig. 2. y z plane radiation patterns ofoma computed using FDTD

High-Q RF-MEMS Tunable Evanescent-Mode Cavity Filter

Vortrag Arpad.ppt

APN1013.qxd

Practical RF Printed Circuit Board Design

50 IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 16, NO. 1, JANUARY 2006 Fig. 2. Geometry of the three-section PSL power divider. Fig. 5. Schem

untitled

apn1003.qxd

Triple-band triangular-shaped meander monopole antenna with two coupled lines

Application Note template form-tc-004f

CBW = Ri BW = - n*gd Table 3. Normalized coupling matrix for filter Wire diameter: 0.075inch I R1 =0.9

Antenna Matching for the TRF7960 RFID Reader

SILICON RF DEVICES

A stair-shaped slot antenna for the triple-band WLAN applications

Transcription:

1 of Microwave Bipolar/FET Bias circuits F/Microwave transistors/fet s require some form of circuit to set the correct bias conditions for a particular F performance. There are two main types used an active current mirror and a passive self-bias circuit. The main purpose of the bias circuit is to maintain the drain/collector current regardless of any drift in the current gain of the GAsFET/Bipolar. In the case of a GAsFET, over time the transconductance falls, with a resulting drop in the bias current. The S- parameters of a device are fixed and don t age so long as the correct bias current is maintained. A drop in bias current, over life, will cause the F device gain and output power to fall. A reduction in the gain of the device in the oscillator may cause oscillation to stop at the band edges where the open loop gain falls off. (1) Active current Mirror - FET The Bias circuit (Shown in Figure 1) works by adjusting the gate voltage to maintain a particular value of drain current. If the drain current falls (say due to a fall in gm) then the current flowing through the PNP transistor to the negative rail will increase. An increase in the current through the collector resistor will cause a larger potential difference across the resistor w.r.t to the negative rail the voltage at the other end of the resistor (connected to the FET gate) will also increase ie go more positive. A more positive voltage on the FET gate will cause a larger drain current to flow so eventually stabilising the circuit and maintaining a constant current to the FET. 1 2 3 -Vee d Figure 1 Showing the Active current mirror using a negative bias to supply a negative voltage to the F/Microwave MESFET. The circuit keeps the drain current constant regardless to the value of gm in the MESFET which falls over life and would under fixed bias cause the drain current to fall. The resistor network 1 & 2 set the Drain voltage applied to the FET ie ( Vds - 0.6) ( Vds - 0.6) ( Vds - 0.6). ( 3-0.6) ( 3-0.6) + Vds Assume 1 3K3Ω, Vbe 0.6V and V 1 1-1 1+ 2. 1 1- rearrange for 1.3300 Calculation of the drain resistor is given by:- F/Microwave 184 0.2 MESFet 3K0Ω 2-1+ 2 ds Ids + Isense.( + Vbe) 3300 -.( + 0.6) 3000 + 3300 129Ω 3 3 1E + 1E

2 of A bias current of about 1mA is allowed to flow through 3, which sets the gate voltage on the FET. Figure 2 shows an ADS simulation of the active bias circuit. The simulator allows all the node voltages and currents to be calculated. After simulation the Annotate Solution is selected which adds all the calculated currents and voltages to be added to the schematic as shown and agrees with the calculated resistors values previously. 1 2 3 c Ic Vc F/Microwave Bipolar V_ SC2 Vdc V 3000 7 129 1 ap_pnp_2n2907a_1993060 Q2 4 3300 8 4700 V_ SC3 Vdc- V ap_pnp_2n2907a_1993060 Q1 6 100 _Feed _Feed1 pf_nec_ne67383_1992121 A1 I_Probe Ic _Feed _Feed2 Figure 3 An active current mirror for biasing a F/Microwave bipolar transistor. The circuit is similar in operation to that of the MESFet accept that a negative bias is not required for the F/Microwave bipolar base. The voltage across 3 is constant ie Vbe ~0.6V The circuit provide a current source for the transistor base used to maintain a constant collector current Ic. (3) Passive Self-Bias Circuit MESFet Figure 2 ADS simulation of an active current mirror bias circuit using the resistor values calculated in the previous example. In practice the feeds need to be realised from inductors or inductive micro-strip line to isolate the F signals around the MESFET from leaking into the bias circuit causing certain signal loss and possible instability. (2) Active current Mirror Bipolar The active current mirror for biasing a F/Microwave bipolar transistor (as shown in figure 3) is very similar in operation to that of the MESFet current mirror except that the loop gain resistor 3 is connected to ground and not a negative bias. There will be a constant voltage across 3 due to the vbe of the F Bipolar but the collector current will be maintained by varying the current drawn by the F Bipolar base junction. (In the MESFet the drain current is maintained by varying the gate bias voltage). An alternative to the active current mirror for biasing is self-bias. This technique uses the F device itself to provide regulation. MESFets are N-type depletion devices and hence require a small negative bias applied to the gate-source junction to obtain a particular drain current. The circuit below sets the gate at ground but a small resistor (s) is placed between the source and ground. Therefore, as current flows through the source resistor (s) the voltage on the source will be greater than ground and hence greater than the gate. This means that a negative gate source bias is still applied. The drain resistor is selected to drop a particular voltage across the resistor (d) to set Vds for a particular drain current (Ids). This circuit works well and is simple however the there is a problem with F grounding the source correctly. Ideally the source needs to be grounded for all frequencies right up at the package, however this is not possible as the source leads will needs to be glued/soldered to a metallised pad this length of pad will add series inductance to the source. Addition of series inductance will modify the S-parameters

3 of of the device and may cause the device to be unstable at a particular frequency. As there is a series resistor in this bias configuration the source can only be grounded via a capacitor. Unfortunately capacitors are not ideal as they will add series inductance due to their electrical length and may be resonant at a particular frequency making the source effectively open-circuit giving rise to instability. Figure 4 Shows the circuit diagram of the FET self-bias circuit. Source decoupling capacitor d Vds F/Microwave Vgs s MESFet Figure 4 Passive self-bias circuit. The Source de-coupling capacitor is required to ensure that there is a F ground on the FET source, which can be a problem when an F ground is required over a wide range of frequencies to ensure F stability. Circuit Analysis Example The formula for calculating the drain current of the MESFet (Ids) is given: FET current formula Where gm transcondu ctance (ms) Using data sheet values for the NEC NE67384 & rearranging formula for vgs, we need to find the value of vgs to give a drain current of 10mA. Ids - Idss vgs gm Therefore value of s vgs/ids 0.6/10E - 3 Value of d (Assuming Vds 3V) - Vds Ids vgs gate to source potential (-ve V ) Idss Saturated drain current (vgs 0V) Ids drain current (ma) 10-40 0-3 200Ω 10E - 3 - Ids (vgs)gm + Idss - 0.6V 60 Ω Unfortunately, with this circuit we need to accurately know the gm and Idss of the device in order to predict the gate voltage required to give a specific drain current and hence what value resistor to fit to the source lead. Figure shows the ADS simulation of a self-bias circuit showing that the required source resistor for a drain current of 10mA was 22ohms (ie a gate voltage of 0.22V compared to the calculated 0.6V derived from the device data sheet). Unlike the active current mirror the initial setup and resistor values are dependant on the gm and Idss of the FET, while these are irrelevant to the active current mirror.

4 of V_ SC2 Vdc V I_Probe Ic _Feed _Feed2 1 c Vce 1 2 200 Ohm 2 Vbe F/Microwave Bipolar pf_nec_ne67383_19921216 A1 1 23 Ohm Emitter decoupling capacitor e Figure ADS circuit schematic of the FET self-bias circuit with a simulator box. The simulation was run and the circuit annotated with the nodal bias conditions. The realisation of the feed for F frequencies is talked about later. Such a feed would also be used on the FET gate to ground it. (4) Passive Self-Bias Circuit Bipolar The circuit for the Bipolar self-bias circuit is shown in figure 6. Here 1 and 2 form a potential divider, which will fix the base potential of the transistor. The current through this bias chain is usually set at 10 times greater than the base current required by the transistor. The base emitter voltage drop of the transistor is approximated as 0.6 volt. There will also be a voltage drop across the emitter resistor, e, this is generally set to about 10% of the supply voltage. The inclusion of this resistor also helps to stabilize the bias: If the temperature increases, then extra collector current will flow. If Ic increases, then so will Ie as Ie Ib + Ic. The extra current flow through e increases the voltage drop across this resistor reducing the effective base emitter voltage and therefore stabilizing the collector current. Figure 6 Passive self-bias circuit for a bipolar transistor. The resistor c may be omitted or substituted by an inductor (choke). The Emitter decoupling capacitor is required as most devices are characterised with the emitter F grounded and to ensure F stability The esistor will add inductance between the emitter and ground. The emitter decoupling capacitor is also known as a de-generating capacitor as without it the gain of the circuit would be the ratio of c and e. The capacitor bypasses the emitter by adding a small parallel AC impedance such the gain of the circuit will the ratio of c and this AC impedance. () Supplying bias to the device All the examples have assumed an ideal feed to the F device. What is required is a low resistance but a high F resistance to ensure that the F circuit is not loaded and F signals do not flow onto the supply lines (Where they could find their way back onto the input of the F device causing gain ripple and possibly instability). At lower frequencies (up to ~1.GHz) the F bias consists of a inductor followed by a shunt capacitor. The inductor chokes any F signal, in other words the F circuit see s an open circuit looking into the inductor. The capacitor shorts out any F leakage through the inductor. However, at very low frequencies where F devices have high gain the inductor will appear as a short circuit, ie will appear invisible to the F circuit. What the F circuit will see however is the short circuit of the capacitor. A short circuit applied to the F

of circuit may cause instability as devices are only guaranteed to be stable in a 0-ohm system. This can be improved by adding a 0- ohm resistor in series with the inductor so that at low frequencies the F circuit will see at least 0 ohms. Figure 7 shows the bias circuit configurations. Decoupling capacitor bias Inductor Choke 0-ohms F device Figure 7 F Bias circuit arrangement. The resistor provides a 0 ohm load to the F transistor at low frequencies (this resistor is omitted on the F bias circuit for the output of the F device.

易迪拓培训 专注于微波 射频 天线设计人才的培养网址 :http://www.edatop.com 射频和天线设计培训课程推荐 易迪拓培训 (www.edatop.com) 由数名来自于研发第一线的资深工程师发起成立, 致力并专注于微波 射频 天线设计研发人才的培养 ; 我们于 2006 年整合合并微波 EDA 网 (www.mweda.com), 现已发展成为国内最大的微波射频和天线设计人才培养基地, 成功推出多套微波射频以及天线设计经典培训课程和 ADS HFSS 等专业软件使用培训课程, 广受客户好评 ; 并先后与人民邮电出版社 电子工业出版社合作出版了多本专业图书, 帮助数万名工程师提升了专业技术能力 客户遍布中兴通讯 研通高频 埃威航电 国人通信等多家国内知名公司, 以及台湾工业技术研究院 永业科技 全一电子等多家台湾地区企业 易迪拓培训课程列表 :http://www.edatop.com/peixun/rfe/129.html 射频工程师养成培训课程套装该套装精选了射频专业基础培训课程 射频仿真设计培训课程和射频电路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材 ; 旨在引领学员全面学习一个射频工程师需要熟悉 理解和掌握的专业知识和研发设计能力 通过套装的学习, 能够让学员完全达到和胜任一个合格的射频工程师的要求 课程网址 :http://www.edatop.com/peixun/rfe/110.html ADS 学习培训课程套装该套装是迄今国内最全面 最权威的 ADS 培训教程, 共包含 10 门 ADS 学习培训课程 课程是由具有多年 ADS 使用经验的微波射频与通信系统设计领域资深专家讲解, 并多结合设计实例, 由浅入深 详细而又全面地讲解了 ADS 在微波射频电路设计 通信系统设计和电磁仿真设计方面的内容 能让您在最短的时间内学会使用 ADS, 迅速提升个人技术能力, 把 ADS 真正应用到实际研发工作中去, 成为 ADS 设计专家... 课程网址 : http://www.edatop.com/peixun/ads/13.html HFSS 学习培训课程套装该套课程套装包含了本站全部 HFSS 培训课程, 是迄今国内最全面 最专业的 HFSS 培训教程套装, 可以帮助您从零开始, 全面深入学习 HFSS 的各项功能和在多个方面的工程应用 购买套装, 更可超值赠送 3 个月免费学习答疑, 随时解答您学习过程中遇到的棘手问题, 让您的 HFSS 学习更加轻松顺畅 课程网址 :http://www.edatop.com/peixun/hfss/11.html `

易迪拓培训 专注于微波 射频 天线设计人才的培养网址 :http://www.edatop.com CST 学习培训课程套装该培训套装由易迪拓培训联合微波 EDA 网共同推出, 是最全面 系统 专业的 CST 微波工作室培训课程套装, 所有课程都由经验丰富的专家授课, 视频教学, 可以帮助您从零开始, 全面系统地学习 CST 微波工作的各项功能及其在微波射频 天线设计等领域的设计应用 且购买该套装, 还可超值赠送 3 个月免费学习答疑 课程网址 :http://www.edatop.com/peixun/cst/24.html HFSS 天线设计培训课程套装套装包含 6 门视频课程和 1 本图书, 课程从基础讲起, 内容由浅入深, 理论介绍和实际操作讲解相结合, 全面系统的讲解了 HFSS 天线设计的全过程 是国内最全面 最专业的 HFSS 天线设计课程, 可以帮助您快速学习掌握如何使用 HFSS 设计天线, 让天线设计不再难 课程网址 :http://www.edatop.com/peixun/hfss/122.html 13.6MHz NFC/FID 线圈天线设计培训课程套装套装包含 4 门视频培训课程, 培训将 13.6MHz 线圈天线设计原理和仿真设计实践相结合, 全面系统地讲解了 13.6MHz 线圈天线的工作原理 设计方法 设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体操作, 同时还介绍了 13.6MHz 线圈天线匹配电路的设计和调试 通过该套课程的学习, 可以帮助您快速学习掌握 13.6MHz 线圈天线及其匹配电路的原理 设计和调试 详情浏览 :http://www.edatop.com/peixun/antenna/116.html 我们的课程优势 : 成立于 2004 年,10 多年丰富的行业经验, 一直致力并专注于微波射频和天线设计工程师的培养, 更了解该行业对人才的要求 经验丰富的一线资深工程师讲授, 结合实际工程案例, 直观 实用 易学 联系我们 : 易迪拓培训官网 :http://www.edatop.com 微波 EDA 网 :http://www.mweda.com 官方淘宝店 :http://shop36920890.taobao.com 专注于微波 射频 天线设计人才的培养易迪拓培训官方网址 :http://www.edatop.com 淘宝网店 :http://shop36920890.taobao.com