4558fa.indd

Similar documents

ANSYS 在航空航天器电磁兼容、电磁干扰分析中的应



usbintr.PDF



untitled

,,: 65,A - 10A, 9, M1A1, 85 %: 148,35 72,1/ 6, 17 % (20 15 %) [1 ] ;1994,, 2 2,;2001, ; , ; ; F - 16 ;2 ;; F - 15 ; ;, :,,,, ,,,, M

Ω Ω 75Ω

PCB a 2.5mm b 4.0mm A mm W/cm 3 PCB PCB 2.0mm 1.5mm PCB PCB

Microsoft PowerPoint L10

PCB Layout using ADS November 29, 2005 PCB Layout using ADS Dr. B. Frank Department of Electrical and Computer Engineering Queen's University Slide 1

g g,, IFA [6 ] IFA (7),, H, IPFA, L, ; H, E E 1 IFA [8 ], L S [ 8 ], F ( PIFA), 2 L C, L C d ν H, Z0 [ 7 ], E : L C L C Z0 = ( 0 /

Design of Dual-Frequency Microstrip Antennas Using a Shorting-Pin Loading - Antennas and Propagation Society International Symposium, IEEE

CAM350 CAM350 CAM350 CAM350 Export Gerber 274D 274X Fire9000 Barco DPF NC Drill Mill Excellon Sieb Meyer IPC D 350 IPC D A Modification CAM/Ger

The project High Datarate satellite transmission system Design of a space qualifiable transmitter Suited for LEO satellites and other small satellites

DATASHEET SEARCH SITE |

, V m 3,, I p R 1 = ( I p + I 1 ) / R 0 I p, R 1 / 4, R m V d, 1. 1 Doherty MRF6P21190 LDMOS,,, Doherty B Freescale M6P21190 ADS 2 Doherty 3 Doherty,

3.1.doc

Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin.

Design System Designer RF Analog - Designer Ptolemy Simulator System level - Designer E D A - s Modelsim RTL EDGE GSM WLAN Numeric Ptolemy Timed NC-Ve

Dual-band Dipole Antenna for ISO /ISO Passive RFID Tag Applications

DSCHA Jun 06

6 7 EPCOS S+M 4 = å r =21, 7 GHz Q 7 200, MgTiO 3 -CaTiO 3 å r =38 7 GHz Q (Zr Sn)TiO 4 å r = GHz Q Ba(Zr Zn Ta)O 3 å r

Microsoft Word - LR1122B-B.doc

Yageo Chip Antenna Sum V doc

Microsoft Word - AN95007.doc

Microsoft Word - Lecture 24 notes, 322, v2.doc

第1讲-电磁兼容导论.ppt

RF Balum Transformers integrated circuit is a common application of these devices. Figure 4 shows the first mixer stage and second mixer stage of a re

( ) T arget R ecogn ition),,,,,,, ( IFF, Iden tification F riend o r Foe),,,,,,, ( N CTR, N on2 Cooperative T arget R ecogn ition), (

FSA W Low Voltage Dual DPDT Analog Switch

amp_b3.PDF

untitled

PowerPoint Presentation

Microsoft Word - LAB 2 non-linear LNA.doc

書名:

APPLI002.DOC

Balun Design

Microsoft PowerPoint - Lecture-08.ppt

Presentation - Advanced Planar Antenna Designs for Wireless Devices

AWT6166_Rev_0.3.PMD

1262 PIERS Proceedings, Beijing, China, March 23 27, 2009 with the tag IC, the gap width of the capacitive coupling structure was varied to tune the i

Filter Design in Thirty Seconds

Microsoft Word - SLVU2.8-4 Rev04.doc

Microsoft Word - M3_PB_IPJ_Monza3DuraProductBrief_ _R6.doc

Microsoft PowerPoint - Pres_ansoft_elettronica.ppt

BranchLine Coupler - Quadrature

Title

HBCU-5710r Dec11

TB215.doc

Microsoft PowerPoint - seminaari 26_5_04_antenniteknologiat.ppt

Microsoft Word - nAN900-04_rev2_1.doc

SGS-Apache BQB proposal_04_11_2003

A Miniature GPS Planar Chip Antenna Integrated with Low Noise Amplifier

CSTHandOut

Microsoft Word - AP1515V02

pages.pdf

Novel 2-D Photonic Bandgap Structure For Microstrip Lines - IEEE Microwa ve and Guided Wave Letters

untitled

Microsoft Word - Differential Circuit Comparison App note_B.doc

A stair-shaped slot antenna for the triple-band WLAN applications

4.2 DC Bias

Progress In Electromagnetics Research Symposium 27, Prague, Czech Republic, August W1 H Feed Line Z L2 L1 W2 X Y Radiating Patch L3 I-Shaped Sl

Directional Couplers.doc

lumprlc.fm

DDR2 Signal Quality Analysis on VIA PC Board

Integrated microstrip and rectangular waveguide in planar form - IEEE Microwave and Wireless Components Letters [see also IEEE Microwave and Guided Wave Letters]

Full Band Waveguide-to-Microstrip Probe Transitions - Microwave Symposium Digest, 1999 IEEE MTT-S International

3152 IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, VOL. 52, NO. 11, NOVEMBER 2004 (c) Fig. 2. y z plane radiation patterns ofoma computed using FDTD


Practical RF Printed Circuit Board Design

Special Materials in CST STUDIO SUITE 2012


New compact six-band internal antenna - Antennas and Wireless Propagation Letters

OVLFx3C7_Series_A3_bgry-KB.pub

untitled

192 IEEE ANTENNAS AND WIRELESS PROPAGATION LETTERS, VOL. 5, 2006 This method can be applied to all kinds of antennas in any environment and it becomes

Balun Design

rd 5.7 = = = 1. cm (II-4) fd 9 This is more of what we are looking for. If we would use a frequency of 900 MHz this even reduces to 6.cm (assumed ε r

HFSS Antenna Design Kit

Combline Cavity Filter Design in HFSS

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi

untitled

Hybrid of Monopole and Dipole Antennas for Concurrent 2.4- and 5-GHz WLAN Access Point

Microsoft Word - APMC譛€邨ゆク雁さV2.0.doc

SILICON RF DEVICES

Application Note template form-tc-004f

Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family

BKSD05TS / BKSD05W / SMF12A ( I ) SOD-523 (0603) SOD-323 (0805) SOD-123FL (1206) VF IF VR VZ (V) The series of TVS arrays are designed to protect sens

ims2001_TUIF_28_1659_CD.PDF

3 MIMO 2 l WLAN FIR l0 t l -t l0 l60 l6 T 64 l6 GI 80 0 OFDM 2 64 OFDM OFDM l6 CP CP FFT Viterbi G 2 3 IEEE802.lla CSI ChanneI State Information l GI

PADS Router PADS Router (KGS Technology Ltd.) Mentor ( Innoveda-PADS) PADS PowerPCB APLAC DPS CAD KGS 1989 PADS CAE/CAD/CAM EDA PCB PCB PCB PCB PCB PA

*P Q RSS &T OO!! " #$% "" " "&! "! (! " "! " "! ) " *! +, -."/0! 1 23! )+4 5! * " 6&73 " F M <6&,3 = ; - <,3 => -&A4">3 %<,3B /0C D E? > 1&>">3 6

High-Q RF-MEMS Tunable Evanescent-Mode Cavity Filter

Triple-band triangular-shaped meander monopole antenna with two coupled lines

BlueCore chips 29th Sept04

A low-profile planar monopole antenna for multiband operation of mobile handsets - Antennas and Propagation, IEEE Transactions on

. Land Patterns for Reflow Soldering.Recommended Reflow Soldering Conditions (For Lead Free) TYPE PID0703 PID0704 PID1204 PID1205 PID1207 PID1209 L(mm

Transcription:

Dual SIM/Smart Card Power Supply and Interface FEATURES Power Management and Control for Two SIM Cards or Smart Cards Independent 1.8/3 CC Control for Both Cards Supports Simultaneous Powering of Both Cards Fast Channel Switching Automatic Level Translation Dynamic Pull-Ups Deliver Fast Signal Rise Times* Built-In Fault Protection Circuitry Automatic Activation/Deactivation Sequencing Circuitry Low Operating/Shutdown Current > 10k ESD on SIM Card Pins Meets EM Fault Tolerance Requirements Low Profi le 20-Lead (3mm 3mm) QFN Package APPLICATIONS GSM, TD-SCDMA and other 3G + Cellular Phones Wireless Point-of-Sale Terminals Multiple SIM Card Interfaces DESCRIPTION The LTC 4558 provides the power conversion and signal level translation needed for advanced cellular telephones to interface with 1.8 or 3 subscriber identity modules (SIMs). The device meets all requirements for 1.8 and 3 SIMs and contains LDO regulators to power 1.8 or 3 SIM cards from a 2.7 to 5.5 input. The output voltages can be set using the two voltage selection pins and up to 50mA of load current can be supplied. A channel select pin determines which channel is open for communication. Separate enable pins for each channel allow both cards to be powered at once and allow for faster transition from one channel to the other. Internal level translators allow controllers operating with supplies as low as 1.4 to interface with 1.8 or 3 Smart Cards. Battery life is maximized by a low operating current of 65μA and a shutdown current of less than 1μA. Board area is minimized by the low profile 3mm 3mm 0.75mm leadless QFN package., LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. *Protected by U.S. Patents, including 6356140. TYPICAL APPLICATION BATT 1.4 TO 4.4 3 TO 6 0.1μF 0.1μF Deactivation Sequence μcontroller BATT CLKIN I/OA RSTIN RSTA DATA CLKA CLKRUNA CCA CLKRUNB GND ENABLEA ENABLEB CCB CSEL CLKB SELA RSTB SELB I/OB LTC4558 1μF 1μF C7 C2 C3 C1 C1 C3 C2 C7 I/O RST CLK CC CC CLK RST I/O 1.8/3 SIM CARD A GND C5 1.8/3 SIM CARD B GND C5 RSTX 5/DI CLKX 5/DI I/OX 5/DI CCX 2/DI C CCX = 1μF 10μs/DI 4558 TA02 4558 TA01 1

ABSOLUTE MAXIMUM RATINGS (Note 1) BATT,, DATA, RSTIN, CLKIN, CLKRUNA, CLKRUNB, ENABLEA, ENABLEB, CSEL, SELA, SELB to GND... 0.3 to 6 I/OA, CLKA, RSTA... 0.3 to CCA + 0.3 I/OB, CLKB, RSTB... 0.3 to CCB + 0.3 I CCA,B (Note 4)...80mA CCA,B Short-Circuit Duration... Indefinite Operating Temperature Range (Note 3)... 40 C to 85 C Storage Temperature Range... 65 C to 125 C PACKAGE/ORDER INFORMATION TOP IEW CLKB RSTB I/OB ENABLEB SELB 20 19 18 17 16 CCB 1 15 CLKRUNB 2 14 CLKRUNA BATT 3 21 13 CSEL CCA 4 12 SELA CLKA 5 11 ENABLEA 6 7 8 9 10 RSTA I/OA DATA RSTIN CLKIN UD PACKAGE 20-LEAD (3mm 3mm) PLASTIC QFN T JMAX = 125 C, θ JA = 68 C/W, θ JC = 4.2 C/W EXPOSED PAD (PIN 21) IS GND, MUST BE SOLDERED TO PCB ORDER PART NUMBER LTC4558EUD UD PART MARKING LCSH Order Options Tape and Reel: Add #TR Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/ Consult LTC Marketing for parts specified with wider operating temperature ranges. ELECTRICAL CHARACTERISTICS The denotes the specifi cations which apply over the full operating temperature range, otherwise specifi cations are at T A = 25 C. BATT = 3.3, = 1.8, C A = C B = 1μF, unless otherwise specifi ed. PARAMETER CONDITIONS MIN TYP MAX UNITS Input Power Supply BATT Operating oltage 2.7 5.5 I BATT Operating Current CCA = 3, CCB = 0, I CCA = 0μA 65 100 μa CCA = 1.8, CCB = 0, I CCA = I CCB = 0μA 65 100 μa Operating oltage 1.4 5.5 I DCC Operating Current 6 15 μa I DCC Shutdown Current 0.1 1 μa I BATT Shutdown Current = 0 0.1 1 μa SIM Card Supplies CCA,B Output oltage 3 Mode, 0mA < I CCA,B < 50mA 1.8 Mode, 0mA < I CCA,B < 30mA CCA,B Turn-On Time I CCA,B = 0mA, ENABLEA,B to CCA,B at 90% Selected oltage 0.8 1.5 ms Channel Switching Time ENABLEA = ENABLEB = RSTIN = 1 μs CSEL to RSTB 2.85 1.71 3.00 1.8 3.15 1.89 2

ELECTRICAL CHARACTERISTICS The denotes the specifi cations which apply over the full operating temperature range, otherwise specifi cations are at T A = 25 C. BATT = 3.3, = 1.8, C A = C B = 1μF, unless otherwise specifi ed. PARAMETER CONDITIONS MIN TYP MAX UNITS CLKA,B Low Level Output oltage ( OL ) Sink Current = 200μA (Note 2) 0.2 High Level Output oltage ( OH ) Source Current = 200μA (Note 2) CCA,B 0.2 Rise/Fall Time Loaded with 50pF (10% to 90%) (Note 2) 16 ns CLKA,B Frequency (Note 2) 10 MHz RSTA,B Low Level Output oltage ( OL ) Sink Current = 200μA (Note 2) 0.2 High Level Output oltage ( OH ) Source Current = 200μA (Note 2) CCA,B 0.2 Rise/Fall Time Loaded with 50pF (10% to 90%) (Note 2) 100 ns I/OA, I/OB Low Level Output oltage ( OL ) Sink Current = 1mA ( DATA = 0) (Note 2) 0.3 High Level Output oltage ( OH ) Source Current = 20μA ( DATA = DCC ) (Note 2) 0.85 CCA,B Rise/Fall Time Loaded with 50pF (10% to 90%) (Note 2) 500 ns Short-Circuit Current DATA = 0 (Note 2) 5 10 ma DATA Low Level Output oltage ( OL ) Sink Current = 500μA ( I/OA,B = 0) 0.3 High Level Output oltage ( OH ) Source Current = 20μA ( I/OA,B = CCA,B ) 0.8 Rise/Fall Time Loaded with 50pF (10% to 90%) 125 500 ns ENABLEA, ENABLEB, RSTIN, CLKIN, CSEL, SELA, SELB, CLKRUNA, CLKRUNB Low Input Threshold ( IL ) 0.15 High Input Threshold ( IH ) 0.85 Input Current (I IH /I IL ) 1 1 μa Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: This specification applies to both Smart Card classes. Note 3: The LTC4558E is guaranteed to meet performance specifications from 0 C to 85 C. Specifi cations over the 40 C to 85 C operating temperature range are assured by design, characterization and correlation with statistical process controls. Note 4: Based on long-term current density limitations. 3

TYPICAL PERFORMANCE CHARACTERISTICS T A = 25 C unless otherwise noted. BATT SUPPLY CURRENT (μa) 100 95 90 85 80 75 70 65 60 55 No Load Supply Current vs BATT DROPOUT CCX = 3 T A = 25 C I CCA = I CCB = 0μA CCX = 1.8 SHORT-CIRCUIT CURRENT (ma) 7.0 6.5 6.0 5.5 5.0 4.5 I/OX Short-Circuit Current vs Temperature DCC = BATT = 5.5 CCX = 3 I/OX SHORTED TO CCX BATT QUIESCENT CURRENT (μa) 250 200 150 100 50 BATT Quiescent Current (I BATT I CC ) vs Load Current T A = 25 C BATT = 3.1 50 2.7 3.1 3.5 3.9 4.3 4.7 5.1 5.5 BATT SUPPLY OLTAGE () 4.0 40 15 10 35 60 85 TEMPERATURE ( C) 0 10 100 1000 10000 100000 LOAD CURRENT (μa) 4557 G01 4557 G02 4557 G03 BATT SHUTDOWN CURRENT (μa) 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 BATT Shutdown Current vs Supply oltage DCC = 1.8 T A = 25 C T A = 40 C T A = 85 C SHUTDOWN CURRENT (μa) 0.6 0.5 0.4 0.3 0.2 0.1 Shutdown Current vs Supply oltage BATT = 5.5 T A = 40 C TO 85 C 0 2.7 3.1 3.5 3.9 4.3 4.7 5.1 5.5 BATT SUPPLY OLTAGE () 4557 G04 0 1.2 1.6 2.0 2.4 2.8 3.2 3.6 4.0 4.4 4.8 5.2 5.6 SUPPLY OLTAGE () 4557 G05 4

TYPICAL PERFORMANCE CHARACTERISTICS T A = 25 C unless otherwise noted. LTC4558 Data I/O Channel, C L = 40pF I/0X 1/DI DATA 1/DI 200ns/DI 4557 G06 Deactivation Sequence, C CCX = 1μF RSTX 5/DI CLKX 5/DI I/OX 5/DI CCX 2/DI 20μs/DI 4557 G07 5

PIN FUNCTIONS (Pin 2): Power. Reference voltage for the control logic. BATT (Pin 3): Power. Supply voltage for the analog sections of the LTC4558. CCA, CCB (Pins 4, 1): Card Socket. The CCA, CCB pins should be connected to the CC pins of the respective card sockets. The activation of the CCA, CCB pins are controlled by ENABLEA and ENABLEB. They can be set to 1.8 or 3 via the SELA and SELB inputs. CLKA,CKLB (Pins 5, 20): Card Socket. The CLKA,CKLB pins should be connected to the CLK pins of the respective card sockets. The CLKA,CKLB signals are derived from the CLKIN pin. They provide a level shifted CLKIN signal to the selected card. The CLKA,CKLB pins are gated off until CCA, CCB attain their correct values. When a card socket is deselected, its CLK pin may be left active or brought LOW using the CLKRUNA, CLKRUNB pins. RSTA,RSTB (Pins 6, 19): Card Socket. The RSTA,RSTB pins should be connected to the RST pins of the respective card sockets. The RSTA,RSTB signals are derived from the RSTIN pin. When a card is selected, its RST pin follows RSTIN. The RSTA,RSTB pins are gated off until CCA, CCB attain their correct values. When a card socket is deselected, the state of its RST pin is latched to its current state. I/OA,I/OB (Pins 7, 18): Card Socket. The I/OA,I/OB pins should be connected to the I/O pins of the respective card sockets. When a card is selected, its I/O pin transmits/receives data to/from the DATA pin. The I/OA,I/OB pins are gated off until CCA, CCB attain their correct values. DATA (Pin 8): Input/Output. Microcontroller side data I/O pin. The DATA pin provides the bidirectional communication path to both cards. One of the cards may be selected to communicate via the DATA pin at a time. The pin possesses a weak pull-up current source, allowing the controller to use an open drain output and maintain a HIGH state during shutdown, as long as is powered. RSTIN (Pin 9): Input. The RSTIN pin supplies the reset signal to the cards. It is level shifted and transmitted directly to the RST pin of the selected card. CLKIN (Pin 10): Input. The CLKIN pin supplies the clock signal to the cards. It is level shifted and transmitted directly to the CLK pin of the selected card. If CLKRUNA,B is HIGH, the clock signal will be transmitted to the CLKA,B pin, regardless of whether that card is selected, as long as that card socket is enabled. ENABLEA, ENABLEB (Pins 11, 17): Inputs. The ENABLEA and ENABLEB pins enable or disable channel A and channel B, respectively. SELA, SELB (Pins 12, 16): Inputs. The SELA and SELB pins select the voltage level of each set of SIM/ Smart Card pins. Bringing either of these pins HIGH will set the output level of its respective channel to 3. Bringing either of these pins LOW will set the output level of its respective channel to 1.8. CSEL (Pin 13): Input. The CSEL pin selects which set of SIM/Smart Card pins are active. CLKRUNA, CLKRUNB (Pins 14, 15): Inputs. The CLKRUNA and CLKRUNB inputs are used to select whether the clock signal is always sent to card sockets that are enabled or whether the clock is gated with the CSEL pin. Exposed Pad (Pin 21): Ground. This ground pad must be soldered directly to a PCB ground plane. 6

BLOCK DIAGRAM 2 BATT 3 CCA 4 LDOA LDOB 1 CCB I/OA 7 18 I/OB RSTA 6 19 RSTB CLKA 5 20 CLKB CLKRUNA 14 15 CLKRUNB DATA 8 RSTIN CLKIN 9 10 CONTROL LOGIC 21 GND 13 CSEL 12 11 16 17 SELA ENABLEA SELB ENABLEB 4558 BD 7

OPERATION The LTC4558 features two independent SIM/Smart Card channels. Only one of these channels may be open for communication at a time however both channels can be enabled and made ready for communication using the ENABLEA and ENABLEB pins. This allows faster transition from one channel to the other. Each channel is able to produce two voltage levels, 1.8 and 3. The channel selection and voltage selection are controlled by the CSEL, SELA and SELB pins as shown in the table below: Table 1. Channel and oltage Truth Table SELECTED OLTAGES CSEL SELA SELB CARD A B 0 0 0 A 1.8 1.8 0 0 1 A 1.8 3 0 1 0 A 3 1.8 0 1 1 A 3 3 1 0 0 B 1.8 1.8 1 0 1 B 1.8 3 1 1 0 B 3 1.8 1 1 1 B 3 3 Bidirectional Channels The bidirectional channels are level shifted to the appropriate CCA,B voltages at the I/OA,B pins. An NMOS pass transistor performs the level shifting. The gate of the NMOS transistor is biased such that the transistor is completely off when both sides have relinquished the channel. If one side of the channel asserts a LOW, then the transistor will convey the LOW to the other side. Note that current passes from the receiving side of the channel to the transmitting side. The low output voltage of the receiving side will be dependent upon the voltage at the transmitting side plus the IR drop of the pass transistor. When a card socket is selected, it becomes a candidate to drive data on the DATA pin and likewise receive data from the DATA pin. When a card socket is deselected, its I/O pin will be pulled HIGH and communication with the DATA pin will be disabled. If both channels are disabled, a weak pull-up ensures that the DATA pin is held HIGH, as long as is powered. Dynamic Pull-Up Current Sources The current sources on the bidirectional pins (DATA,I/OA,B) are dynamically activated to achieve a fast rise time with a relatively small static current. Once a bidirectional pin is relinquished, a small start-up current begins to charge the node. An edge rate detector determines if the pin is released by comparing its slew rate with an internal reference value. If a valid transition is detected, a large pull-up current enhances the edge rate on the node. The higher slew rate corroborates the decision to charge the node thereby affecting a dynamic form of hysteresis. LOCAL SUPPLY I START BIDIRECTIONAL PIN dv dt REF 4558 F01 Figure 1. Dynamic Pull-Up Current Source Reset Channels When a card is selected, the reset channel provides a level shifted path from the RSTIN pin to the RST pin of the selected card. When a card is deselected, the last state of the RSTA,B pin is latched. This allows a deselected card to remain active, and therefore eliminates delays associated with card initialization. Clock Run Mode arious SIM/Smart Cards may have different requirements for the state of the clock pin when the channel is not open for communication. The CLKRUNA,B pins allow the user to select whether the clock is brought LOW after the channel is deselected or allowed to run. If a channel is enabled, bringing its CLKRUN pin HIGH will transmit the clock to the corresponding card socket, whether or not the channel is selected using the CSEL. + 8

OPERATION Activation/Deactivation Activation and deactivation sequencing is handled by builtin circuitry. Each channel may be activated or deactivated independently of the other. The activation sequence for each channel is initiated by bringing the ENABLEA,B pin HIGH. The activation sequence is outlined below: 1. The RSTA,B, CLKA,B and I/OA,B pins are held LOW. 2. CCA,B is enabled. 3. After CCA,B is stable at its selected level, the I/OA,B and RSTA,B channels are enabled. 4. The clock channel is enabled on the rising edge of the second clock cycle after the I/OA,B pin is enabled. The deactivation sequence is initiated by bringing the ENABLEA,B pin LOW. The deactivation sequence is outlined below: 1. The reset channel is disabled and RSTA,B is brought LOW. 2. The clock channel is disabled and the CLKA,B pin is brought LOW two clock cycles after ENABLEA,B is brought LOW. If the clock is not running, the clock channel will be disabled approximately 9μs after the ENABLEA,B pin is brought LOW. 3. The I/O channel is disabled and the I/OA,B pin is brought LOW approximately 9μs after the ENABLEA,B pin is brought LOW. 4. CCA,B will be depowered after the I/OA,B pin is brought LOW. The activation or deactivation sequences will take place every time a card channel is enabled or disabled. When a channel is deselected using the CSEL pin, the RSTA,B state is latched, the I/OA,B channel becomes high impedance and CLKA,B is brought LOW after a maximum of two clock cycles. LTC4558 Fault Detection The CCA,B, I/OA,B, RSTA,B, CLKA,B and DATA pins are all protected against short-circuit faults. While there are no logic outputs to indicate that a fault has occurred, these pins will be able to tolerate the fault condition until it has been removed. The CCA,B, I/OA,B, and RSTA,B pins possess fault protection circuitry which will limit the current available to the pins. Each CC pin is capable of supplying approximately 90mA (typ) before the output voltage is reduced. The CLKA,B pins are designed to tolerate faults by reducing the current drive capability of their output stages. After a fault is detected by the internal fault detection logic, the logic waits for a fault detection delay to elapse before reducing the current drive capability of the output stage. The reduced current drive allows the LTC4558 to detect when the fault has been removed. 9

APPLICATIONS INFORMATION 10k ESD Protection All Smart Card pins (CLKA,B, RSTA,B, I/OA,B, CCA,B and GND) can withstand over 10k of human body model ESD in-situ. In order to ensure proper ESD protection, careful board layout is required. The GND pin should be tied directly to a ground plane. The CCA,B capacitors should be located very close to the CCA,B pins and tied immediately to the ground plane. Capacitor Selection A total of four capacitors is required to operate the LTC4558. An input bypass capacitor is required at BATT and. Output bypass capacitors are required on each of the Smart Card CC pins. There are several types of ceramic capacitors available, each having considerably different characteristics. For example, X7R ceramic capacitors have excellent voltage and temperature stability but relatively low packing density. Y5 and X5R ceramic capacitors have apparently higher packing density but poor performance over their rated voltage or temperature ranges. Under certain voltage and temperature conditions Y5, X5R and X7R ceramic capacitors can be compared directly by case size rather than specified value for a desired minimum capacitance. The CCA,B outputs should be bypassed to GND with a 1μF capacitor. A low ESR ceramic capacitor is recommended on each CC pin to ensure ESD compliance. BATT and should be bypassed with 0.1μF ceramic capacitors. Compliance Testing Inductance due to long leads on type approval equipment can cause ringing and overshoot that leads to testing problems. Small amounts of capacitance and damping resistors can be included in the application without compromising the normal electrical performance of the LTC4558 or Smart Card system. Generally a 100Ω resistor and a 20pF capacitor will accomplish this, as shown in Figure 2. 1μF LTC4558 CCA,B CLKA,B RSTA,B I/OA,B 100Ω 100Ω 100Ω 20pF 20pF 20pF 20pF SMART CARD SOCKET 4558 F02 Figure 2. Additional Components for Improved Compliance Testing 10

PACKAGE DESCRIPTION UD Package 20-Lead Plastic QFN (3mm 3mm) (Reference LTC DWG # 05-08-1720 Rev A) LTC4558 0.70 ±0.05 3.50 ± 0.05 (4 SIDES) 1.65 ± 0.05 2.10 ± 0.05 RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED 3.00 ± 0.10 (4 SIDES) PIN 1 TOP MARK (NOTE 6) PACKAGE OUTLINE 0.20 ±0.05 0.40 BSC 0.75 ± 0.05 R = 0.05 TYP 1.65 ± 0.10 (4-SIDES) BOTTOM IEW EXPOSED PAD R = 0.115 TYP 19 20 PIN 1 NOTCH R = 0.20 TYP OR 0.25 45 CHAMFER 0.40 ± 0.10 1 2 (UD20) QFN 0306 RE A 0.200 REF 0.00 0.05 NOTE: 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE 2. DRAWING NOT TO SCALE 3. ALL DIMENSIONS ARE IN MILLIMETERS 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE 0.20 ± 0.05 0.40 BSC Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 11

TYPICAL APPLICATION BATT 1.4 TO 4.4 3 TO 6 μcontroller C3 0.1μF BATT CLKIN I/OA RSTIN RSTA DATA CLKA CLKRUNA CCA CLKRUNB GND ENABLEA ENABLEB CCB CSEL CLKB SELA RSTB SELB I/OB LTC4558 C4 0.1μF C1 1μF C2 1μF C7 C2 C3 C1 C1 C3 C2 C7 I/O RST CLK CC CC CLK RST I/O 1.8/3 SIM CARD A GND C5 1.8/3 SIM CARD B GND C5 4558 TA01a RELATED PARTS PART NUMBER DESCRIPTION COMMENTS LTC1555L/ LTC1555L-1.8 LTC1555/LTC1556 LTC1755/LTC1756 LTC1955 1MHz, SIM Power Supply and Level Translator for 1.8/3/5 SIM Cards 650kHz, SIM Power Supply and Level Translator for 3/5 SIM Cards 850kHz, Smart Card Interface with Serial Control for 3/5 Smart Card Applications Dual Smart Card Interface with Serial Control for 1.8/3/5 Smart Card Applications LTC1986 900kHz, SIM Power Supply for 3/5 SIM Cards LTC4555 SIM Power Supply and Level Translator for 1.8/3 SIM Cards LTC4556 Smart Card Interface with Serial Control LTC4557 Dual SIM/Smart Card Power Supply and Level Translator for 1.8/3 Cards ThinSOT is a trademark of Linear Technology Corporation. IN : 2.6 to 6.6, OUT = 1.8/3/5, I Q = 32μA, I SD < 1μA, SSOP16 IN : 2.7 to 10, OUT = 3/5, I Q = 60μA, I SD < 1μA, SSOP16, SSOP20 IN : 2.7 to 7, OUT = 3/5, I Q = 60μA, I SD < 1μA, SSOP16, SSOP24 IN : 3 to 5.5, OUT = 1.8/3/5, I Q = 200μA, I SD < 1μA, QFN32 IN : 2.6 to 4.4, OUT = 3/5, I Q = 14μA, I SD < 1μA, ThinSOT IN : 3 to 6, OUT = 1.8/3, I Q = 40μA, I SD < 1μA, QFN16 IN : 2.7 to 5.5, OUT = 1.8/3/5, I Q = 250μA, I SD < 1μA, 4 4 QFN24 IN : 2.7 to 5.5, OUT = 1.8/3, I Q = 250μA, I SD < 1μA, QFN16 12 LT 0407 RE A PRINTED IN USA Linear Technology Corporation 1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408) 432-1900 FAX: (408) 434-0507 www.linear.com LINEAR TECHNOLOGY CORPORATION 2007

易迪拓培训 专注于微波 射频 天线设计人才的培养网址 :http://www.edatop.com 射频和天线设计培训课程推荐 易迪拓培训 (www.edatop.com) 由数名来自于研发第一线的资深工程师发起成立, 致力并专注于微波 射频 天线设计研发人才的培养 ; 我们于 2006 年整合合并微波 EDA 网 (www.mweda.com), 现已发展成为国内最大的微波射频和天线设计人才培养基地, 成功推出多套微波射频以及天线设计经典培训课程和 ADS HFSS 等专业软件使用培训课程, 广受客户好评 ; 并先后与人民邮电出版社 电子工业出版社合作出版了多本专业图书, 帮助数万名工程师提升了专业技术能力 客户遍布中兴通讯 研通高频 埃威航电 国人通信等多家国内知名公司, 以及台湾工业技术研究院 永业科技 全一电子等多家台湾地区企业 易迪拓培训课程列表 :http://www.edatop.com/peixun/rfe/129.html 射频工程师养成培训课程套装该套装精选了射频专业基础培训课程 射频仿真设计培训课程和射频电路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材 ; 旨在引领学员全面学习一个射频工程师需要熟悉 理解和掌握的专业知识和研发设计能力 通过套装的学习, 能够让学员完全达到和胜任一个合格的射频工程师的要求 课程网址 :http://www.edatop.com/peixun/rfe/110.html ADS 学习培训课程套装该套装是迄今国内最全面 最权威的 ADS 培训教程, 共包含 10 门 ADS 学习培训课程 课程是由具有多年 ADS 使用经验的微波射频与通信系统设计领域资深专家讲解, 并多结合设计实例, 由浅入深 详细而又全面地讲解了 ADS 在微波射频电路设计 通信系统设计和电磁仿真设计方面的内容 能让您在最短的时间内学会使用 ADS, 迅速提升个人技术能力, 把 ADS 真正应用到实际研发工作中去, 成为 ADS 设计专家... 课程网址 : http://www.edatop.com/peixun/ads/13.html HFSS 学习培训课程套装该套课程套装包含了本站全部 HFSS 培训课程, 是迄今国内最全面 最专业的 HFSS 培训教程套装, 可以帮助您从零开始, 全面深入学习 HFSS 的各项功能和在多个方面的工程应用 购买套装, 更可超值赠送 3 个月免费学习答疑, 随时解答您学习过程中遇到的棘手问题, 让您的 HFSS 学习更加轻松顺畅 课程网址 :http://www.edatop.com/peixun/hfss/11.html `

易迪拓培训 专注于微波 射频 天线设计人才的培养网址 :http://www.edatop.com CST 学习培训课程套装该培训套装由易迪拓培训联合微波 EDA 网共同推出, 是最全面 系统 专业的 CST 微波工作室培训课程套装, 所有课程都由经验丰富的专家授课, 视频教学, 可以帮助您从零开始, 全面系统地学习 CST 微波工作的各项功能及其在微波射频 天线设计等领域的设计应用 且购买该套装, 还可超值赠送 3 个月免费学习答疑 课程网址 :http://www.edatop.com/peixun/cst/24.html HFSS 天线设计培训课程套装套装包含 6 门视频课程和 1 本图书, 课程从基础讲起, 内容由浅入深, 理论介绍和实际操作讲解相结合, 全面系统的讲解了 HFSS 天线设计的全过程 是国内最全面 最专业的 HFSS 天线设计课程, 可以帮助您快速学习掌握如何使用 HFSS 设计天线, 让天线设计不再难 课程网址 :http://www.edatop.com/peixun/hfss/122.html 13.56MHz NFC/RFID 线圈天线设计培训课程套装套装包含 4 门视频培训课程, 培训将 13.56MHz 线圈天线设计原理和仿真设计实践相结合, 全面系统地讲解了 13.56MHz 线圈天线的工作原理 设计方法 设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体操作, 同时还介绍了 13.56MHz 线圈天线匹配电路的设计和调试 通过该套课程的学习, 可以帮助您快速学习掌握 13.56MHz 线圈天线及其匹配电路的原理 设计和调试 详情浏览 :http://www.edatop.com/peixun/antenna/116.html 我们的课程优势 : 成立于 2004 年,10 多年丰富的行业经验, 一直致力并专注于微波射频和天线设计工程师的培养, 更了解该行业对人才的要求 经验丰富的一线资深工程师讲授, 结合实际工程案例, 直观 实用 易学 联系我们 : 易迪拓培训官网 :http://www.edatop.com 微波 EDA 网 :http://www.mweda.com 官方淘宝店 :http://shop36920890.taobao.com 专注于微波 射频 天线设计人才的培养易迪拓培训官方网址 :http://www.edatop.com 淘宝网店 :http://shop36920890.taobao.com