3.1.doc

Similar documents

ANSYS 在航空航天器电磁兼容、电磁干扰分析中的应



usbintr.PDF



,,: 65,A - 10A, 9, M1A1, 85 %: 148,35 72,1/ 6, 17 % (20 15 %) [1 ] ;1994,, 2 2,;2001, ; , ; ; F - 16 ;2 ;; F - 15 ; ;, :,,,, ,,,, M

untitled

Ω Ω 75Ω

PCB a 2.5mm b 4.0mm A mm W/cm 3 PCB PCB 2.0mm 1.5mm PCB PCB

PCB Layout using ADS November 29, 2005 PCB Layout using ADS Dr. B. Frank Department of Electrical and Computer Engineering Queen's University Slide 1

Microsoft PowerPoint L10

g g,, IFA [6 ] IFA (7),, H, IPFA, L, ; H, E E 1 IFA [8 ], L S [ 8 ], F ( PIFA), 2 L C, L C d ν H, Z0 [ 7 ], E : L C L C Z0 = ( 0 /

CAM350 CAM350 CAM350 CAM350 Export Gerber 274D 274X Fire9000 Barco DPF NC Drill Mill Excellon Sieb Meyer IPC D 350 IPC D A Modification CAM/Ger

RFID Transponder operating at MHz

Design of Dual-Frequency Microstrip Antennas Using a Shorting-Pin Loading - Antennas and Propagation Society International Symposium, IEEE

The project High Datarate satellite transmission system Design of a space qualifiable transmitter Suited for LEO satellites and other small satellites

, V m 3,, I p R 1 = ( I p + I 1 ) / R 0 I p, R 1 / 4, R m V d, 1. 1 Doherty MRF6P21190 LDMOS,,, Doherty B Freescale M6P21190 ADS 2 Doherty 3 Doherty,

Design System Designer RF Analog - Designer Ptolemy Simulator System level - Designer E D A - s Modelsim RTL EDGE GSM WLAN Numeric Ptolemy Timed NC-Ve

6 7 EPCOS S+M 4 = å r =21, 7 GHz Q 7 200, MgTiO 3 -CaTiO 3 å r =38 7 GHz Q (Zr Sn)TiO 4 å r = GHz Q Ba(Zr Zn Ta)O 3 å r

Dual-band Dipole Antenna for ISO /ISO Passive RFID Tag Applications

DATASHEET SEARCH SITE |

( ) T arget R ecogn ition),,,,,,, ( IFF, Iden tification F riend o r Foe),,,,,,, ( N CTR, N on2 Cooperative T arget R ecogn ition), (

第1讲-电磁兼容导论.ppt

Yageo Chip Antenna Sum V doc

DSCHA Jun 06

Microsoft Word - AN95007.doc

Microsoft PowerPoint - Lecture-08.ppt

amp_b3.PDF

untitled

PowerPoint Presentation

Microsoft PowerPoint - Pres_ansoft_elettronica.ppt

Microsoft Word - Lecture 24 notes, 322, v2.doc

RF Balum Transformers integrated circuit is a common application of these devices. Figure 4 shows the first mixer stage and second mixer stage of a re

1262 PIERS Proceedings, Beijing, China, March 23 27, 2009 with the tag IC, the gap width of the capacitive coupling structure was varied to tune the i

Microsoft Word - LAB 2 non-linear LNA.doc

APPLI002.DOC

Balun Design

BranchLine Coupler - Quadrature

Title

TB215.doc

Presentation - Advanced Planar Antenna Designs for Wireless Devices

Microsoft PowerPoint - seminaari 26_5_04_antenniteknologiat.ppt

HBCU-5710r Dec11

CSTHandOut

Novel 2-D Photonic Bandgap Structure For Microstrip Lines - IEEE Microwa ve and Guided Wave Letters

SGS-Apache BQB proposal_04_11_2003

Filter Design in Thirty Seconds

A Miniature GPS Planar Chip Antenna Integrated with Low Noise Amplifier

pages.pdf

Microsoft Word - M3_PB_IPJ_Monza3DuraProductBrief_ _R6.doc

A stair-shaped slot antenna for the triple-band WLAN applications

Microsoft Word - SLVU2.8-4 Rev04.doc

FSA W Low Voltage Dual DPDT Analog Switch

書名:

Progress In Electromagnetics Research Symposium 27, Prague, Czech Republic, August W1 H Feed Line Z L2 L1 W2 X Y Radiating Patch L3 I-Shaped Sl

AWT6166_Rev_0.3.PMD

Integrated microstrip and rectangular waveguide in planar form - IEEE Microwave and Wireless Components Letters [see also IEEE Microwave and Guided Wave Letters]

Special Materials in CST STUDIO SUITE 2012

Directional Couplers.doc



untitled

Microsoft Word - nAN900-04_rev2_1.doc

3152 IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, VOL. 52, NO. 11, NOVEMBER 2004 (c) Fig. 2. y z plane radiation patterns ofoma computed using FDTD

Full Band Waveguide-to-Microstrip Probe Transitions - Microwave Symposium Digest, 1999 IEEE MTT-S International

untitled

192 IEEE ANTENNAS AND WIRELESS PROPAGATION LETTERS, VOL. 5, 2006 This method can be applied to all kinds of antennas in any environment and it becomes

HFSS Antenna Design Kit

lumprlc.fm

New compact six-band internal antenna - Antennas and Wireless Propagation Letters

3 MIMO 2 l WLAN FIR l0 t l -t l0 l60 l6 T 64 l6 GI 80 0 OFDM 2 64 OFDM OFDM l6 CP CP FFT Viterbi G 2 3 IEEE802.lla CSI ChanneI State Information l GI

Hybrid of Monopole and Dipole Antennas for Concurrent 2.4- and 5-GHz WLAN Access Point

Practical RF Printed Circuit Board Design

4.2 DC Bias

*P Q RSS &T OO!! " #$% "" " "&! "! (! " "! " "! ) " *! +, -."/0! 1 23! )+4 5! * " 6&73 " F M <6&,3 = ; - <,3 => -&A4">3 %<,3B /0C D E? > 1&>">3 6

Combline Cavity Filter Design in HFSS

DDR2 Signal Quality Analysis on VIA PC Board

Microsoft Word - Differential Circuit Comparison App note_B.doc

rd 5.7 = = = 1. cm (II-4) fd 9 This is more of what we are looking for. If we would use a frequency of 900 MHz this even reduces to 6.cm (assumed ε r

Application Note template form-tc-004f

Microsoft Word - APMC譛€邨ゆク雁さV2.0.doc

CBW = Ri BW = - n*gd Table 3. Normalized coupling matrix for filter Wire diameter: 0.075inch I R1 =0.9

Balun Design

Triple-band triangular-shaped meander monopole antenna with two coupled lines

RF SYSTEM DESIGN OF TRANSCEIVERS FOR WIRELESS COMMUNICATIONS Qizheng Gu Nokia Mobile Phones, Inc. Q - Springer

ims2001_TUIF_28_1659_CD.PDF

PADS Router PADS Router (KGS Technology Ltd.) Mentor ( Innoveda-PADS) PADS PowerPCB APLAC DPS CAD KGS 1989 PADS CAE/CAD/CAM EDA PCB PCB PCB PCB PCB PA

Vortrag Arpad.ppt

High-Q RF-MEMS Tunable Evanescent-Mode Cavity Filter

50 IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 16, NO. 1, JANUARY 2006 Fig. 2. Geometry of the three-section PSL power divider. Fig. 5. Schem

Microsoft Word - OFC_bandpass_filter_OFC_final_new

untitled

投影片 1

幻灯片 1

A low-profile planar monopole antenna for multiband operation of mobile handsets - Antennas and Propagation, IEEE Transactions on

ý ý ý ý ý ý ý ý

BlueCore chips 29th Sept04

Microsoft Word - 466CEBEF-25A E.doc

Transcription:

SMEMA FIDUCIAL MARK STANDARD Standard 3.1 1.0 SCOPE: This SMEMA standard is for fiducial marks. It was developed to facilitate the accurate placement of components on printed circuit boards. SMEMA standards have also been developed for Mechanical/Electrical Equipment Interfaces (1.1) and for Software/Communications Interfaces (2.0). Equipment and printed circuit board features may conform to one or more of these standards. Only some of these requirements may be applicable to a specific application. 1.1 Purpose: The purpose of this standard is to provide common measurable points for all steps in the printed circuit board assembly process. Compliance with these requirements will allow each piece of equipment used for surface mount assembly to accurately locate component land patterns. 1.2 Terms and Definitions: The definition of terms used herein shall be in accordance with the requirements of I PC-T-50 and the following. 1.2.1 FiducialMark-A printed board artwork feature (or features) that is created in the same process as the printed circuit board conductive pattern and that provides a common measurable point for component mounting with respect to a land pattern or land patterns. 1.2.2 Global Fiducials - Fiducial Marks that are used to locate the position of all of the land patterns on a printed circuit board. 1.2.3 Image Fiducials - Global fiducial marks on a multiple printed circuit board fabrication panel that are located within the perimeter of an end-product printed circuit board. 1.2.4 Local Fiducial - A fiducial mark (or marks) used to locate the position of an individual land pattern on a printed circuit board. 1.2.5 Panel Fiducials - Global fiducial marks on a multiple printed circuit board fabrication panel that are located outside the perimeters of the end-product printed circuit boards. 2.0 APPLICABLE DOCUMENTS: The following documents of the issue currently in effect form a part of this standard to the extent specified herein. 2.1 Institute for Interconnecting and Packaging Electronic Circuits IPC-T-50 Terms and Definitions for Interconnecting and Packaging Electronic Circuits IPC-SM-782 Surface Mount Land Patterns (Configurations and Design Rules) (Application for copies should be addressed to IPC, 7380 North Lincoln Avenue, Lincolnwood, IL 60646-1 705.) 3.0 REOUIREMENTS: The use and design of fiducial marks shall be in accordance with the following requirements. 3.1 Global Fiducials: (See Figures 1 and 2.) 3.1.1 Offsets - A minimum of two global fiducial marks shall be provided when it is necessary to correct for translational (X- and Y-position) and rotational offsets (theta-position). These global fiducial marks should be located diagonally opposite one another and as far apart as possible on the printed circuit board or fabrication panel. 1

3.1.2 Nonlinear Distortions - A minimum of three global fiducial marks shall be provided when it is necessary to correct for nonlinear distortions, such as scaling, stretch and twist. These global fiducials should be located in a triangular pattern and should be located as far apart as possible on the printed circuit board or fabrication panel. 3.2 Local Fiducials: (See Figure 2.) 3.2.1 Translational Offsets - One or more local fiducial marks shall be provided when it is necessary to correct for translational (X- and Y-position). These local fiducial marks shall be located inside the perimeter of the land pattern, preferably at the center of the land pattern. 3.2.2 Translational and Rotational Offsets - A minimum of two local fiducial marks shall be provided when it is necessary to correct for both translational (X-and Y-position) and rotational offsets (theta-position). These local fiducial marks should be located either diagonally opposite one another inside the perimeter of the land pattern or one should be located in accordance with the requirements of paragraph 3.2.1 and the other located on the conductive pattern of the printed circuit board. Figure 1. Printed Circuit Board Global and Local Fiducial Marks. 2

Figure 2. Fabrication Panel and Printed Circuit Board Image Global Fiducial Marks. Three local fiducial marks should be provided when it is necessary to provide the most accurate correction for both translational and rotational offsets. For these applications the three local fiducial marks should be in a triangular pattern and should be located as far apart as possible within the perimeter of the land pattern. 3.3 Fiducial Mark Design: 3.3.1 Shape - The shape of the fiducial shall be a solid filled circle, see Figure 3. 3.3.2 Size - The minimum diameter of the fiducial mark shall be 1.00 mm [0.040 inch]. The maximum diameter of the fiducial mark shall be 3.00 mm [0.1 1 8 inch]. 3.3.3 Tolerances - The fiducial marks on the same printed circuit board should not vary in size by more than 0.025 mm [0.001 inch]. 3.3.4 Clearances 3.3.4.1 FiducialMarkClearance-Thereshalibeaclearanceareaaroundeachfiducialmarkthat is devoid of any other conductive patterns or markings. The size of the clearance area shall have a radius that is at least twice that of the fiducial mark and shall be concentric with the center of the fiducial mark, as shown in Figure 3. 3

Figure 3. Fiducial Mark and Its Clearance Area. 3.3.4.2 Edge Clearance - The distance from a fiducial mark to the edge of a printed circuit board or fabrication panel shall not be less than the sum of 4.75 mm [0.1 87 inch] (the SMEMA Standard Transport Clearance) and the fiducial mark clearance (paragraph 3.3.4.1). 3.3.5 Base Material - The fiducial mark should be bare or covered copper. For optimum performance, there should be a high degree of contrast between the surface of the fiducial mark and the adjacent printed circuit board base material. (Note: Care should be taken to ensure that the "readability" of the surface of the fiducial mark is not oxidized or otherwise degraded.) 3.3.6 Coverings - The covering may be a clear anti-oxidation coating, nickel plating, tin plating, or a hot-air leveled solder coating. 3.3.6.1 Plating and coating Thickness - When used, the thickness for the bare-copper fiducial mark plating or coating should be from 0.005 to 0.01 0 mm [0.0002 to 0.0004 inch]. The thickness of a solder coating should never exceed 0.025 mm [0.001 inch]. 3.3.6.2 Solder Resist Coatings (Masks) - Solder resist coatings (masks) should not cover a fiducial mark and its clearance area. 3.3.7 Flatness - The surface of the fiducial mark should be flat within 0.01 5 mm [0.0006 inch]. 3.4 Land Patterns - The fiducial marks should be used in conjunction with land patterns that have been designed in accordance with the requirements of IPC-SM-782. 4

易迪拓培训 专注于微波 射频 天线设计人才的培养网址 :http://www.edatop.com 射频和天线设计培训课程推荐 易迪拓培训 (www.edatop.com) 由数名来自于研发第一线的资深工程师发起成立, 致力并专注于微波 射频 天线设计研发人才的培养 ; 我们于 2006 年整合合并微波 EDA 网 (www.mweda.com), 现已发展成为国内最大的微波射频和天线设计人才培养基地, 成功推出多套微波射频以及天线设计经典培训课程和 ADS HFSS 等专业软件使用培训课程, 广受客户好评 ; 并先后与人民邮电出版社 电子工业出版社合作出版了多本专业图书, 帮助数万名工程师提升了专业技术能力 客户遍布中兴通讯 研通高频 埃威航电 国人通信等多家国内知名公司, 以及台湾工业技术研究院 永业科技 全一电子等多家台湾地区企业 易迪拓培训课程列表 :http://www.edatop.com/peixun/rfe/129.html 射频工程师养成培训课程套装该套装精选了射频专业基础培训课程 射频仿真设计培训课程和射频电路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材 ; 旨在引领学员全面学习一个射频工程师需要熟悉 理解和掌握的专业知识和研发设计能力 通过套装的学习, 能够让学员完全达到和胜任一个合格的射频工程师的要求 课程网址 :http://www.edatop.com/peixun/rfe/110.html ADS 学习培训课程套装该套装是迄今国内最全面 最权威的 ADS 培训教程, 共包含 10 门 ADS 学习培训课程 课程是由具有多年 ADS 使用经验的微波射频与通信系统设计领域资深专家讲解, 并多结合设计实例, 由浅入深 详细而又全面地讲解了 ADS 在微波射频电路设计 通信系统设计和电磁仿真设计方面的内容 能让您在最短的时间内学会使用 ADS, 迅速提升个人技术能力, 把 ADS 真正应用到实际研发工作中去, 成为 ADS 设计专家... 课程网址 : http://www.edatop.com/peixun/ads/13.html HFSS 学习培训课程套装该套课程套装包含了本站全部 HFSS 培训课程, 是迄今国内最全面 最专业的 HFSS 培训教程套装, 可以帮助您从零开始, 全面深入学习 HFSS 的各项功能和在多个方面的工程应用 购买套装, 更可超值赠送 3 个月免费学习答疑, 随时解答您学习过程中遇到的棘手问题, 让您的 HFSS 学习更加轻松顺畅 课程网址 :http://www.edatop.com/peixun/hfss/11.html `

易迪拓培训 专注于微波 射频 天线设计人才的培养网址 :http://www.edatop.com CST 学习培训课程套装该培训套装由易迪拓培训联合微波 EDA 网共同推出, 是最全面 系统 专业的 CST 微波工作室培训课程套装, 所有课程都由经验丰富的专家授课, 视频教学, 可以帮助您从零开始, 全面系统地学习 CST 微波工作的各项功能及其在微波射频 天线设计等领域的设计应用 且购买该套装, 还可超值赠送 3 个月免费学习答疑 课程网址 :http://www.edatop.com/peixun/cst/24.html HFSS 天线设计培训课程套装套装包含 6 门视频课程和 1 本图书, 课程从基础讲起, 内容由浅入深, 理论介绍和实际操作讲解相结合, 全面系统的讲解了 HFSS 天线设计的全过程 是国内最全面 最专业的 HFSS 天线设计课程, 可以帮助您快速学习掌握如何使用 HFSS 设计天线, 让天线设计不再难 课程网址 :http://www.edatop.com/peixun/hfss/122.html 13.56MHz NFC/RFID 线圈天线设计培训课程套装套装包含 4 门视频培训课程, 培训将 13.56MHz 线圈天线设计原理和仿真设计实践相结合, 全面系统地讲解了 13.56MHz 线圈天线的工作原理 设计方法 设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体操作, 同时还介绍了 13.56MHz 线圈天线匹配电路的设计和调试 通过该套课程的学习, 可以帮助您快速学习掌握 13.56MHz 线圈天线及其匹配电路的原理 设计和调试 详情浏览 :http://www.edatop.com/peixun/antenna/116.html 我们的课程优势 : 成立于 2004 年,10 多年丰富的行业经验, 一直致力并专注于微波射频和天线设计工程师的培养, 更了解该行业对人才的要求 经验丰富的一线资深工程师讲授, 结合实际工程案例, 直观 实用 易学 联系我们 : 易迪拓培训官网 :http://www.edatop.com 微波 EDA 网 :http://www.mweda.com 官方淘宝店 :http://shop36920890.taobao.com 专注于微波 射频 天线设计人才的培养易迪拓培训官方网址 :http://www.edatop.com 淘宝网店 :http://shop36920890.taobao.com