zd1-f-final

Similar documents
zu1-a1a-1102 rev06.opj

zy2_zy6 e-test final

16440B_0212

tiny6410sdk

IG31K-M7S-V _SCH

WiFi 模组 (SIO ) U L-W0MS.V 0uF/0V R 0 0uF/0V WiFi_V 0.uF S0_LK R S0_ S0_ S0_M S0_0 S0_ T T M LK T0 T WKEUP_OUT WKEUP_IN NT 0 PN POWER Thermal P WKEUP_O

ul50at_mb_r20_1016_final

Microsoft Word - L20AV6-A0维修手册.DOC

IG31M-M7S-V AM-SCH-N

stm32_mini_v2

qt6a_d3a_0090_qim_d3a

untitled

cathedral_peak2_sb_0620

ak1-mb-1015a

Protel Schematic

te4_0120_uma_v3_ramp_bom

untitled

9g10

Protel Schematic

te2_intel_uma_ramp_boi_ok

LLW2273C(158)-7寸_V4

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi

Microsoft Word - 32PFL5520_T3-32PFL5525_T3-42PFL5520_T3-42PFL5525_T3-46PFL5520_T3-46PFL5525_T3.doc

物品重量分級器.doc

8I945AEF-RH-AE Rev.1.1

GA-8I915PM-NF Rev.1.1

P3B-F Pentium III/II/Celeron TM

68369 (ppp quickstart guide)


ZL8_MB_3A

8tag32

BC04 Module_antenna__ doc

1.ai

untitled

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin

CALADO

IG41S-M7S-V BOM

untitled

VGA-LCD

v3s_cdr_std_v1_1_

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur

945gcm-s2-r

bingdian001.com

2. (1 ) 10 ( 10 ), 20 ; 20 ; 50 ; 100 (2 ) 3, 10 ; 10 ; 30 ; 30 (3 ) 3. 1.,,,,,,, 2.,,,, ;, 3.,,,,,,,,,,, ;,,, 2

tbjx0164ZW.PDF

untitled

P4VM800_BIOS_CN.p65

(Load Project) (Save Project) (OffLine Mode) (Help) Intel Hex Motor

Microsoft Word - CP details 2.doc

User ID 150 Password - User ID 150 Password Mon- Cam-- Invalid Terminal Mode No User Terminal Mode No User Mon- Cam-- 2

p5e_vm_do_1[1].02g_

P4V88+_BIOS_CN.p65

EMI LOOPS FILTERING EMI ferrite noise suppressors

PCM-3386用户手册.doc

zy5_0512a_reve

tsumv39lu for mtc v _?

WL100079ZW.PDF

BB.3

rd4780_grus_debug_v1.0_end

untitled

bmc171_v1

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi

办 刊 之 道 高 校 学 报 英 文 版 专 业 化 转 型 探 索 以 上 海 大 学 学 报 英 文 版 为 例 洪 鸥 姜 春 明 陈 海 清 孟 庆 勋 学 术 期 刊 编 辑 应 积 极 从 事 各 类 科 研 活 动 以 热 带 作 物 学 报 为 例 孙 继 华 叶 庆 亮 论 坛

Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual

Logitech Wireless Combo MK45 English

ICD ICD ICD ICD ICD

<4D F736F F D20A7F5AC77ACECA7DEC4B3A8C6A4E2A5552E646F63>

untitled

WT210/230数字功率计简易操作手册

Stability for Op Amps

AL-M200 Series

um3b_uma_ _1000_st-1_stephen

<4D F736F F D204E B3ACB8DFD1B9CFDFC2B7B1A3BBA4D7B0D6C3BCBCCAF5CAB9D3C3CBB5C3F7CAE956322E30322E646F63>

Model Name: Version: OM History OM 0 First release veriosn IRX P version ( Layout hange)histoty P 0 RN 0K-PR HNGE TO K-PR 0/0/ modify from IRXH-00-0 R

TX-NR3030_BAS_Cs_ indd

untitled


MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / & 150KW / ( 10 ms ~ 99 hours)

中国轮胎商业网宣传运作收费标准

VioCard-300 user manual

(CIP) ().: ISBN O4-44 CIP (2004)

Microsoft Word - B 公司2017年半年度报告 0.20.docx

勤 學 * 卓 越 * 快 樂 成 長 本 校 在 老 師 群 策 群 力 共 同 討 論 下, 型 塑 了 學 校 願 景 : 勤 學 卓 越 快 樂 成 長 ( 一 ) 勤 學 運 用 真 的 力 量 培 養 勤 學, 以 語 文 教 為 基 礎 紮 根 ( 二 ) 卓 越 利 用 美 的 感


2 伊 顿 重 型 静 液 传 动 装 置 目 录 E-TRHD-MC001-C 2011 年 7 月

<C1F7CCE5C1A6D1A7D3EBC8C8B9A4BBF9B4A12DB3C2C0F12DC7E5BBAAB4F33F504446>

WFC40810

2-7.FIT)

Z09 Rev: 2C

M60J_MB_R2_01_0710_1000

IEC A( ) B C D II

V. PID PID...0

kl5a_qv_n12m-gs_ _0900

, : ( GB ), ;,,,,, (CIP) /. :, ISBN TH137 CIP (2005) : : 127 : : (029 ) : : :

桃園縣南美國民小學102學年度學校課程計畫

FM1935X智能非接触读写器芯片

SIMOCODE pro 3UF PCS SIMOCODE ES SIMOCODE pro 3UF UL22 38 PROFIBUS MCC Siemens LV

HK1 r2A

Ps22Pdf


Transcription:

X'TL.MHZ Z(HPL) SYSTM LOK IGRM VOR(ISL).V/.V/.V/.V LOK GNRTOR SLGO: SLGSPK P Merom ufpg P,P PU Thermal Sensor P V/.V (ISL) P P P TTRYHRGR (ISL) P TVOUT RT P TFT L Panel WXG WSXG WUXG P H (ST) P VG LVS ST FS / Mhz ual hannel R N / MHz restline PM PI-xpress X Lan P,P,P,P,P,P,P VI LVS X MI interface VG/TV out RII SO-IMM SO-IMM P MXM-NP-GS ( nvidia ) VRM M VRM M P ISHRG US Mini ard / WLN / G(TV) P P.V /.V US New ard P P, Robson P luetooth US P O (PT) P ST PT US. zalia S IHM P,P,P,P PI-xpress PI us X'TL.MHZ PI- PI- PI- PI- X'TL M PI- udio mplifier Speaker US Port x US~ US P P onnector P P MI Jack P Phone Jack P Int MI zalia udio ontroller L& Line in P P P M. P X'TL.K LP (WPLG) SPI ROM P Touch Pad P K/ OON. P P X'TL.KHZ VR P IR P I Port P ardreader ontroller R/ P Media ard Reader P OM MRK V@ XT VG 要打 IV@ INT VG 要打 @ UIO 要打 @ UIO 要打 ROOM //G LN M Transformer P Fan Header P,P P PROJT : Z Quanta omputer Inc. RJ P Size ocument Number Rev lock iagram ate: Wednesday, pril, Sheet of

lock Generator V R KPHS-T V_V_ hange list: -test.hange U P/N to LPRSK (IS) V V.U/V.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ U/.V R *K_ R *K_ PI_LK_SIO PLK_IH R K_ R K_.V R KPHS-T.V_V V_V_ U.U/V.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ U/.V _ R _ R V V RF V_PI V_ V_PLL V_SR V_PU V_RF V_I/O V_PLL_I/O V_SR_I/O_ V_SR_I/O_ V_SR_I/O_ V_PU_I/O.V_V : For MI solution M_IH <> STLKRQ# <> PLK_PM <,> PLK_UG <> PLK_ <> PLK_IH <> LKUS_ <> M_IH PI_LK_SIO MH_SL G_XOUT G_XIN R _ STLKRQ#_R R _ PI_LK R R _ PLK_MINI_R R _ PLK R R _ PI_LK_SIO_R R _ PLK_IH_R R _ R _ FS FS PU_STOP# PI_STOP# KPWRG/P# XTL_OUT PU_ XTL_IN PU_# PI_/LKRQ_# PU MH PI_/LKRQ_# PU MH# PI_ SR_/PU_ITP PI_ SR_#/PU_ITP# ^PI_/LLK_SL PIF_/ITP_N N US_MHz/FS_ FS_/TST_MO LLK/M LLK#/M_SS RF/FS_/TST_SL LK_PU_LK_R LK_PU_LK#_R LK_MH_LK_R LK_MH_LK#_R PI_LK_RS_R PI_LK_RS#_R LK_RFSSLK_R LK_RFSSLK#_R RP RP RP RP X X X IV@X PM_STPPU# <> PM_STPPI# <> K_PWRG <> LK_PU_LK <> LK_PU_LK# <> LK_MH_LK <> LK_MH_LK# <> PI_LK_RS <> PI_LK_RS# <> LK_RFSSLK <> LK_RFSSLK# <> V R MH_SL R MH_SL R lock Gen I K_.K_ K_ PLK_UG LKUS_ FS *P/V_ <> LK_RFLK <> LK_RFLK# <check list> XTL length < mils P/V_ P/V_ GLK_SM GT_SM Y.MHz G_XIN G_XOUT RP IV@X RFLK_R RFLK#_R SR_/OT_ SR_ SR_#/OT_# SR_# SR_/LKRQ_# SL SR_#/LKRQ_# S SR_ SR_# SR_ SR_# SR_/LKRQ_F# VSS_PI SR_#/LKRQ_# VSS_ SR_ VSS_I/O SR_# VSS_PLL SR_ VSS_SR_ SR_# VSS_SR_ SR_/LKRQ_H# VSS_SR_ SR_#/LKRQ_G# VSS_PU VSS_RF ISLPRSGLFT Main: ISLPRSGLFT:LPRSK SLGSPT: LSPK LK_PI_ST_R LK_PI_ST#_R LK_PI_LN_R LK_PI_LN#_R LK_PI_MINI_R LK_PI_MINI#_R LK_PI_IH_R LK_PI_IH#_R PLK_VG_R PLK_VG#_R LK_PI_NW R LK_PI_NW_#_R LK_PI_GPLL_R LK_PI_GPLL#_R LK_PI_TV_R LK_PI_TV#_R RP RP RP RP RP RP RP RP X X X X V@X X X X LK_PI_ST <> LK_PI_ST# <> LK_PI_LN <> LK_PI_LN# <> LK_PI_MINI <> LK_PI_MINI# <> LK_PI_IH <> LK_PI_IH# <> LK_MXM <> LK_MXM# <> LK_PI_NW_ <> LK_PI_NW_# <> LK_PI_GPLL <> LK_PI_GPLL# <> LK_PI_TV <> LK_PI_TV# <> <,,,> PT_SM <,,,> PLK_SM Q RHUN V V Q RHUN R K_ R K_ GT_SM GLK_SM PU lock select <> PU_SL.V R _ R *_ MH_SL MH_SL <> SL Frequency Select Table FS FS FS Frequency R *K_ Mhz <> PU_SL R _ MH_SL MH_SL <> Mhz R *_ Mhz.V R *K_ Mhz Mhz <> PU_SL.V R _ R R *_ *K_ MH_SL MH_SL <> Mhz Mhz PROJT : Z Quanta omputer Inc. Size ocument Number Rev LOK GNRTOR K W/RGULTOR ate: Monday, May, Sheet of

PU(HOST) <> H_STPLK# <> H_#[:] <> H_ST# <> H_RQ#[:] <> H_#[:] <> H_ST# <> H_M# <> H_FRR# <> H_IGNN# R _ <> H_INTR <> H_NMI <> H_SMI# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_RQ# H_RQ# H_RQ# H_RQ# H_RQ# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_STPLK_R# U J []# S# L []# NR# L []# PRI# K []# M []# FR# N []# RY# J []# SY# N []# P []# R# P []# L []# IRR# P []# INIT# P []# R []# LOK# M ST[]# RST# K RQ[]# RS[]# H RQ[]# RS[]# K RQ[]# RS[]# J RQ[]# TRY# L RQ[]# HIT# Y []# HITM# U []# R []# PM[]# W []# PM[]# U []# PM[]# Y []# PM[]# U []# PRY# R []# PRQ# T []# TK T []# TI W []# TO W []# TMS Y []# TRST# U []# R# V []# W []# []# THRML []# []# PROHOT# V ST[]# THRM THRM M# FRR# THRMTRIP# IGNN# R GROUP R GROUP STPLK# LINT LINT SMI# IH XP/ITP SIGNLS ONTROL H LK LK[] LK[] H G H F F H_IRR# H F F G G G XP_PM# XP_PM# XP_PM# XP_PM# XP_PM# XP_PM# XP_TK XP_TI XP_TO XP_TMS XP_TRST# XP_RST# H_PROHOT_R# H_THRM H_THRM PM_THRMTRIP# R R _ R R LK_PU_LK <> LK_PU_LK# <> H_S# <> H_NR# <> H_PRI# <> H_FR# <> H_RY# <> H_SY# <> H_RQ# <>./F_.V H_INIT# <> H_LOK# <> H_PURST# <> H_RS# <> H_RS# <> H_RS# <> H_TRY# <> H_HIT# <> H_HITM# <> T T T T T T./F_ *.K_.V SYS_RST# <> H_PROHOT# <> <check list> efault PU ohm if no use. Serial R N, If connect to power side PU ohm. Serial R.K PU Thermal monitor <,> MLK <,> MT <,> THRM_LRT# V V V Q RHUN Q RHUN R R <> PUFN#_ON *_ *K_ PUFN#_ON R K_ V U SLK S LRT# R OVRT# MX RSS: H V XP XN LMV P/V_ H_THRM H_THRM <check list> Layout Note:Routing : mils and away from noise source with ground gard M RSV[] N RSV[] T RSV[] V RSV[] RSV[] RSV[] RSV[] RSV[] RSV[] F RSV[] RSRV Merom all-out Rev a Thermal Trip.V PU/P (ITP).V <> H_#[:] <> H_STN# <> H_STP# <> H_INV# <> H_#[:] <heck list & R> Layout note: Z= ohm H_GTLRF<." R <> H_STN# K/F_ <> H_STP# <> H_INV# R K/F T T T T R R <> PU_SL <> PU_SL <> PU_SL H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# Y V V V T U U Y W Y W W Y U F F F R U Y H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# OMP R OMP R OMP R OMP R H_#[:] <> H_STN# <> H_STP# <> H_INV# <> H_#[:] <> H_STN# <> H_STP# <> H_INV# <>./F./F_./F./F_ H_PSLP# <> H_PWR# <> H_PUSLP# <> PSI# <> <heck list & R> Layout note: L<." OMP/ Z=.ohm OMP/ Z=. <R & esign guide> Layout Note:onnect from S and daisy chain to PU OR VR.Not use T connect.(s/vr/pu/n) IH_PRSTP# <,,> H_PWRG <> <,,> LY_VR_PWRGOO PM_THRMTRIP#.V R K_.U/V_ U []# F []# []# G []# F []# G []# []# []# K []# G []# J []# J []# H []# F []# K []# H []# J STN[]# H STP[]# H INV[]# N []# K []# P []# R []# L []# M []# L []# M []# P []# P []# P []# T []# R []# L []# T []# N []# L STN[]# M STP[]# N INV[]# H_GTLRF *K_ PU_TST GTLRF *K_ PU_TST TST MIS PU_TST TST PU_TST TST F PU_TST TST F PU_TST TST TST SL[] SL[] SL[] T GRP T GRP T GRP T GRP Merom all-out Rev a []# []# []# []# []# []# []# []# []# []# []# []# []# []# []# []# STN[]# STP[]# INV[]# []# []# []# []# []# []# []# []# []# []# []# []# []# []# []# []# STN[]# STP[]# INV[]# OMP[] OMP[] OMP[] OMP[] PRSTP# PSLP# PWR# PWRGOO SLP# PSI# R./F_ Q FVN Q MMT R *K_ *S *U SYS_SHN# <> PM_THRMTRIP# <,> <R & esign guide> Layout Note: Thermal trip should connect to IH & GMH without T-ing (ZS default N) XP_TMS XP_TI XP_PM# XP_TO XP_TK R R R R R XP_TRST# R /F_ /F_.V *./F_./F_ /F_ /F_ PROJT : Z Quanta omputer Inc. Size ocument Number Rev PU( of )/FN/Thermal ate: Monday, May, Sheet of

PU(Power) V_OR U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ SIGN GUI HNG FROM UF * TO UF * U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ <Part Number> <escription> U/.V_ U_ U/.V_ <heck list> Option:U*(SR=.m ohm aggregate, SL=.nH/) and U*(SR=mohm typ/, SL=.nH/) Option:U*(SR=.m ohm aggregate, SL=.nH/) and U*(SR=mohm typ/, SL=.nH/) U V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[] VP[] G V[] VP[] V V[] VP[] J V[] VP[] K V[] VP[] M V[] VP[] J V[] VP[] K F V[] VP[] M F V[] VP[] N F V[] VP[] N F V[] VP[] R F V[] VP[] R F V[] VP[] T F V[] VP[] T F V[] VP[] V F V[] VP[] W V[] V[] V[] V[] V[] V[] V[] VI[] V[] VI[] F V[] VI[] V[] VI[] F V[] VI[] V[] VI[] F V[] VI[] V[] V[] V[] VSNS F V[] V[] V[] VSSSNS Merom all-out Rev a. V_PRO elete R,R H_VI <> H_VI <> H_VI <> H_VI <> H_VI <> H_VI <> H_VI <> <RV.NO../RF.NO.> Ivcc Max Ivccp Max (VP supply before Vcc stable) Max (VP supply after Vcc stable) Ivcca Max m.v <heck list> U/.V_SR=m ohm V_OR.U/V.U/V <R>.U near to ball R R /F R /F.U/V.U/V.U/V.U/V.U/V_ U/V_.V.V VSNS <> VSSSNS <> <emo board> Routing.ohm with mils spacing PU/P near to PU " U VSS[] VSS[] P VSS[] VSS[] P VSS[] VSS[] P VSS[] VSS[] R VSS[] VSS[] R VSS[] VSS[] R VSS[] VSS[] R F VSS[] VSS[] T VSS[] VSS[] T VSS[] VSS[] T VSS[] VSS[] T VSS[] VSS[] U VSS[] VSS[] U VSS[] VSS[] U VSS[] VSS[] U VSS[] VSS[] V VSS[] VSS[] V VSS[] VSS[] V VSS[] VSS[] V VSS[] VSS[] W VSS[] VSS[] W VSS[] VSS[] W VSS[] VSS[] W VSS[] VSS[] Y VSS[] VSS[] Y VSS[] VSS[] Y VSS[] VSS[] Y VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] F VSS[] VSS[] G VSS[] VSS[] G VSS[] VSS[] G VSS[] VSS[] G VSS[] VSS[] H VSS[] VSS[] H VSS[] VSS[] H VSS[] VSS[] H VSS[] VSS[] J VSS[] VSS[] J VSS[] VSS[] J VSS[] VSS[] J VSS[] VSS[] K VSS[] VSS[] K VSS[] VSS[] K VSS[] VSS[] K VSS[] VSS[] L VSS[] VSS[] L VSS[] VSS[] L VSS[] VSS[] L VSS[] VSS[] M VSS[] VSS[] M VSS[] VSS[] F M VSS[] VSS[] F M VSS[] VSS[] F N VSS[] VSS[] F N VSS[] VSS[] F N VSS[] VSS[] F N VSS[] VSS[] F P VSS[] VSS[] VSS[] F Merom all-out Rev a. PROJT : Z Quanta omputer Inc. Size ocument Number Rev PU( of ) ate: Monday, May, Sheet of

N(HOST).V.V R _ R _ R._.V H_SWING <check list>.u close to.u/v_ H_ROMP <check list> : mils(width:spacing) R._ R._ H_SOMP H_SOMP# <> H_#[:] <> H_PURST# <> H_PUSLP# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_SWING H_ROMP H_SOMP H_SOMP# H_VRF H_VRF U H_#_ G H_#_ G H_#_ M H_#_ H H_#_ H H_#_ G H_#_ F H_#_ N H_#_ H H_#_ M H_#_ N H_#_ N H_#_ H H_#_ P H_#_ K H_#_ M H_#_ W H_#_ Y H_#_ V H_#_ M H_#_ J H_#_ N H_#_ N H_#_ W H_#_ W H_#_ N H_#_ Y H_#_ Y H_#_ P H_#_ W H_#_ N H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ Y H_#_ H_#_ H_#_ H_#_ G H_#_ J H_#_ H H_#_ J H_#_ H_#_ H_#_ H H_#_ J H_#_ H H_#_ J H_#_ H_#_ J H_#_ J H_#_ H_#_ J H_#_ H H_#_ H H_#_ H_SWING H_ROMP W H_SOMP W H_SOMP# H_PURST# H_PUSLP# H_VRF H_VRF RSTLIN_p HOST H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_S# H_ST#_ H_ST#_ H_NR# H_PRI# H_RQ# H_FR# H_SY# HPLL_LK HPLL_LK# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H_INV#_ H_INV#_ H_INV#_ H_INV#_ H_STN#_ H_STN#_ H_STN#_ H_STN#_ H_STP#_ H_STP#_ H_STP#_ H_STP#_ H_RQ#_ H_RQ#_ H_RQ#_ H_RQ#_ H_RQ#_ H_RS#_ H_RS#_ H_RS#_ J M F L G K L J K P R H L M N J N G H G F M M H K G K L M K H L K J M H H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_INV# H_INV# H_INV# H_INV# H_STN# H_STN# H_STN# H_STN# H_STP# H_STP# H_STP# H_STP# H_RQ# H_RQ# H_RQ# H_RQ# H_RQ# H_RS# H_RS# H_RS# H_#[:] <> H_#[:] are not supported in alero Interposer restline support bit address H_S# <> H_ST# <> H_ST# <> H_NR# <> H_PRI# <> H_RQ# <> H_FR# <> H_SY# <> LK_MH_LK <> LK_MH_LK# <> H_PWR# <> H_RY# <> H_HIT# <> H_HITM# <> H_LOK# <> H_TRY# <> H_INV#[:] <> H_STN#[:] <> H_STP#[:] <> H_RQ#[:] <> H_RS#[:] <> R H_VRF K_ R _ H_VRF R K_ <check list>.u close to.u/v_ PROJT : Z Quanta omputer Inc. Size ocument Number Rev GMH HOST(/) ate: Monday, May, Sheet of

IV&V is/nable setting <check list & R> R For alero : For resstline:.k/f <F> For external VG: ohm Flexible and safe <> L_KLT_TRL <> INT_LVS_LON V R R <> INT_LVS_ILK <> INT_LVS_IT <> INT_LVS_IGON <check list & R> For alero :.K For resstline:.k <> INT_TXLLKOUT- <> INT_TXLLKOUT <> INT_TXULKOUT- <> INT_TXULKOUT <> INT_TXLOUT- <> INT_TXLOUT- <> INT_TXLOUT- <> INT_TXLOUT <> INT_TXLOUT <> INT_TXLOUT <> INT_TXUOUT- <> INT_TXUOUT- <> INT_TXUOUT- <> INT_TXUOUT <> INT_TXUOUT <> INT_TXUOUT <> INT_TV_OMP <> INT_TV_Y/G <> INT_TV_/R V <> INT_RT_LU <> INT_RT_GRN <> INT_RT_R <> INT_RT_LK <> INT_RT_T <> INT_HSYN <> INT_VSYN K_ K_ R IV@.K_ IV&V is/nable setting R R <F> If no use can be N *.K_ *.K_ T INT_TV_OMP INT_TV_Y/G INT_TV_/R INT_RT_LU INT_RT_GRN INT_RT_R U J L_KLT_TRL H L_KLT_N L_TRL_LK L_TRL_T L LK L T K L_V_N LVS_IG L LVS_VG LVS_IG L LVS_VG N LVS_VRFH N LVS_VRFL LVS_LK# LVS_LK LVS_LK# LVS_LK G LVS_T#_ LVS_T#_ F LVS_T#_ G LVS_T_ LVS_T_ F LVS_T_ G LVS_T#_ LVS_T#_ LVS_T#_ LVS_T_ LVS_T_ LVS_T_ TV_ G TV_ K TV_ F TV_RTN J TV_RTN L TV_RTN TV_ONSL_ M TV_ONSL_ TV_ONSL_ P TV_ONSL_ H RT_LU G RT_LU# K RT_GRN J RT_GRN# F RT_R RT_R# K RT LK G R IV@_ HSYN RT T F RTIRF RT_HSYN R IV@_ VSYN RT_TVO_IRF RT_VSYN <check list> HSYN/VSYN serial R place close to N RSTLIN_p LVS PI-XPRSS GRPHIS TV VG PG_OMPI PG_OMPO PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX#_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_RX_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX#_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ PG_TX_ <check list> Vcc_ for alero Vcc_/Vcc_ for restline N XP OMPX M R./F_._PG J L N T T U Y Y PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN[:] <> <check list> PG_RXN SVO/PI/LVS not W PG_RXN PG_RXN implement PG_RXN lanes N G PG_RXN H PG_RXN G PG_RXN G PG_RXN J PG_RXP PG_RXP[:] <> L PG_RXP M PG_RXP U PG_RXP T PG_RXP T PG_RXP W PG_RXP W PG_RXP PG_RXP Y PG_RXP PG_RXP PG_RXP H PG_RXP G PG_RXP H PG_RXP G PG_RXP N _PG_TXN V@.U/V_ PG_TXN U _PG_TXN V@.U/V_ PG_TXN U _PG_TXN V@.U/V_ PG_TXN N _PG_TXN V@.U/V_ PG_TXN R _PG_TXN V@.U/V_ PG_TXN T _PG_TXN V@.U/V_ PG_TXN Y _PG_TXN V@.U/V_ PG_TXN W _PG_TXN V@.U/V_ PG_TXN W _PG_TXN V@.U/V_ PG_TXN _PG_TXN V@.U/V_ PG_TXN _PG_TXN V@.U/V_ PG_TXN _PG_TXN V@.U/V_ PG_TXN _PG_TXN V@.U/V_ PG_TXN H _PG_TXN V@.U/V_ PG_TXN _PG_TXN V@.U/V_ PG_TXN H _PG_TXN V@.U/V_ PG_TXN M _PG_TXP V@.U/V_ PG_TXP T _PG_TXP V@.U/V_ PG_TXP T _PG_TXP V@.U/V_ PG_TXP N _PG_TXP V@.U/V_ PG_TXP R _PG_TXP V@.U/V_ PG_TXP U _PG_TXP V@.U/V_ PG_TXP W _PG_TXP V@.U/V_ PG_TXP Y _PG_TXP V@.U/V_ PG_TXP Y _PG_TXP V@.U/V_ PG_TXP _PG_TXP V@.U/V_ PG_TXP _PG_TXP V@.U/V_ PG_TXP _PG_TXP V@.U/V_ PG_TXP _PG_TXP V@.U/V_ PG_TXP G _PG_TXP V@.U/V_ PG_TXP _PG_TXP V@.U/V_ PG_TXP H _PG_TXP V@.U/V_ PG_TXP IV&V is/nable setting <check list> For V@ onnect to RT R/G/ TV // HSYN/VSYN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN R R R R R R R R V@_ V@_ IV@/F_ IV@/F_ IV@/F_ IV@/F_ IV@/F_ IV@/F_ <check list> For IV@ onnect to ohm RT R/G/ TV // onnect to ohm HSYN/VSYN HSYN VSYN INT_TV_OMP INT_TV_Y/G INT_TV_/R INT_RT_LU INT_RT_GRN INT_RT_R PG_TXN[:] <> PG_TXP[:] <> PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP TV_ONSL_ TV_ONSL_ R R V@_ V@_ INTL F reuqest P. PROJT : Z Quanta omputer Inc. Size ocument Number Rev GMH GRPHIS(/) ate: Monday, May, Sheet of

Strapping table U V ll strap are sampled with respect to the leading edge of the GMH power ok signal FG[:] have internal pull-up FG[:] have internal pull-down ny FG signal strapping option not list below should be left N pin Pin Name FG[:] FG[:] FG FG FG FG FG FG[:] FG[:] FG[:] FG FG[:] FG FG MH_FG_ MH_FG_ MH_FG_ R MH_FG_ R MH_FG_ R <check list & R> R Value select For alero :.ohm For resstline:ohm ut check list use.ohm.vsus Strap escription FS Frequency Select MI X Select PU Strap Low Power PI xpress PI xpress Graphics Lane Reversal XOR/ LLZ/ lock Un gating FS ynamic OT MI Lane Reversal SVO/PIe concurrent SVO_TRLT SVO Present R R R R R M_ROMP# K_ LK_MH_O# K_ PM_XTTS# K_ PM_XTTS# *.K/F_ *.K/F_ *.K/F_ *.K/F_ *.K/F_ R *K/F_ SMR_VRF R KLL onfiguration = FS MHz = FS MHz = MI X = MI X (efault) = = Mobile PU (efault) = Normal mode = Low Power mode = Lanes = Normal operation (efault) = lock gating disable = LL-Z Mode nable = XOR Mode nable = Normal peration (efault) = ynamic OT disable = ynamic OT nable (efault) = Normal operation = Reverse Lanes (efault) = Only SVO or PI x is operation (efault) = SVO and PI x are operating simultaneously via the PG port = No SVO ard present (efault) = SVO ard Present INTL R RSSTLIN SHOUL US OHM R /F_ <F>.ohm M_ROMP.VSUS MH_FG_ R MH_FG_ R.VSUS R /F_ R *.K/F_ *.K/F_ K/F_ V SM_ROMP_VOH R.K/F_ <> MH_SL <> MH_SL <> MH_SL <> PM_MUSY# <,,> IH_PRSTP# <> PM_XTTS# <> PM_XTTS# <,,> LY_VR_PWRGOO <> PLTRST#_N <,> PM_THRMTRIP# <,> PM_PRSLPVR.U/V_.U/.V INTL R.UF T T T T T T T T T T T MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ P RSV P RSV R RSV N RSV R RSV R RSV M RSV N RSV J RSV R RSV M RSV L RSV M.U/V_ RSV RSV H RSV RSV J RSV K RSV F RSV H RSV K RSV J RSV F RSV G RSV RSV RSV H RSV W RSV K RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV P FG_ N FG_ N FG_ FG_ FG_ F FG_ N FG_ G FG_ J FG_ FG_ R FG_ L FG_ J FG_ FG_ FG_ K FG_ M FG_ M FG_ L FG_ N FG_ L FG_ R _ PM_MUSY#_R G R _ IH_PRSTP#_R PM_M_USY# L R _ PM_XTTS#_R PM_PRSTP# L R _ PM_XTTS#_R PM_XT_TS#_ J PM_XT_TS#_ W R _ RST_IN#_MH PWROK V R *_ PM_THRMTRIP#_GMH RSTIN# N R _ PM_PRSLPVR_GMH THRMTRIP# G PRSLPVR J N_ K N_ K N_ L N_ L N_ L N_ L N_ K N_ J N_ N_ N_ N_ N_ N_ N_ K N_ RSTLIN_p RSV PM N R MUXING LK FG MI GRPHIS VI M MIS SM_K_ SM_K_ SM_K_ SM_K_ SM_K#_ SM_K#_ SM_K#_ SM_K#_ SM_K_ SM_K_ SM_K_ SM_K_ SM_S#_ SM_S#_ SM_S#_ SM_S#_ SM_OT_ SM_OT_ SM_OT_ SM_OT_ SM_ROMP SM_ROMP# SM_ROMP_VOH SM_ROMP_VOL SM_VRF_ SM_VRF_ PLL_RF_LK PLL_RF_LK# PLL_RF_SSLK PLL_RF_SSLK# PG_LK PG_LK# MI_RXN_ MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_ MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_ MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_ MI_TXP_ MI_TXP_ MI_TXP_ GFX_VI_ GFX_VI_ GFX_VI_ GFX_VI_ GFX_VR_N L_LK L_T L_PWROK L_RST# L_VRF SVO_TRL_LK SVO_TRL_T LK_RQ# IH_SYN# TST_ TST_ V V W W W Y G G K G H J J L K K L R W H H K K M_ROMP M_ROMP# SM_ROMP_VOH SM_ROMP_VOL SM_VRF_MH LK_RFLK LK_RFLK# LK_RFSSLK LK_RFSSLK# LK_PI_GPLL LK_PI_GPLL# N MI_TXN J MI_TXN N MI_TXN N MI_TXN M MI_TXP J MI_TXP N MI_TXP N MI_TXP J MI_RXN J MI_RXN M MI_RXN M MI_RXN J MI_RXP J MI_RXP M MI_RXP M MI_RXP M K T N M.V_L_VRF H K G LK_MH_O# G R GMH_TST GMH_TST M_LK <> M_LK <> M_LK <> M_LK <> M_LK# <> M_LK# <> M_LK# <> M_LK# <> M_K <> M_K <> M_K <> M_K <> M_S# <> M_S# <> M_S# <> M_S# <> M_OT <> M_OT <> M_OT <> M_OT <> MH_GFX_VI_ MH_GFX_VI_ MH_GFX_VI_ MH_GFX_VI_ R *_ MI_TXN[:] <> MI_TXP[:] <> MI_RXN[:] <> MI_RXP[:] <> L_LK <> L_T <> MPWROK <,> L_RST# <> R _ R K_ T T T T SUS# <,> MH_IH_SYN# <> LK_RFLK <> LK_RFLK# <> LK_RFSSLK <> LK_RFSSLK# <> LK_PI_GPLL <> LK_PI_GPLL# <>.U/V_.V R K/F_ R /F SM_VRF_MH SM_ROMP_VOL.V R *K/F_.U/V_.U/V_ R K/F_.U/V_.U/.V LK_RFLK LK_RFLK# LK_RFSSLK LK_RFSSLK# R R R R R R *.K_ V@_ V@_ *.K_ V@_ V@_ elete R and R PROJT : Z Quanta omputer Inc. INTL F suggest P for external graphics Size ocument Number Rev GMH (STRPPING/OTHR /) ate: Monday, May, Sheet of

N(Memory controller) <> M Q[:] M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q U R S_Q_ W S_Q_ S_Q_ Y S_Q_ R S_Q_ R S_Q_ T S_Q_ W S_Q_ S_Q_ F S_Q_ G S_Q_ J S_Q_ S_Q_ G S_Q_ H S_Q_ S_Q_ W S_Q_ S_Q_ G S_Q_ S_Q_ F S_Q_ H S_Q_ G S_Q_ F S_Q_ R S_Q_ W S_Q_ T S_Q_ W S_Q_ W S_Q_ Y S_Q_ V S_Q_ T S_Q_ V S_Q_ T S_Q_ W S_Q_ V S_Q_ U S_Q_ T S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ Y S_Q_ G S_Q_ W S_Q_ S_Q_ S_Q_ S_Q_ Y S_Q_ T S_Q_ T S_Q_ Y S_Q_ S_Q_ R S_Q_ R S_Q_ R S_Q_ N S_Q_ M S_Q_ N S_Q_ T S_Q_ N S_Q_ M S_Q_ N S_Q_ RSTLIN_p R SYSTM MMORY S_S_ S_S_ S_S_ S_S# S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_RS# S_RVN# S_W# K F L T W W G Y N T H P T H P J K H L K J J L G J J Y M M M M M M M M M M M M M M M M M QS M QS M QS M QS M QS M QS M QS M QS M QS# M QS# M QS# M QS# M QS# M QS# M QS# M QS# M M M M M M M M M M M M M M M TP_S_RVN# <> M Q[:] U M Q M S <> P M Q S_Q_ S_S_ Y M S <> M S <> R M Q S_Q_ S_S_ G M S <> M S <> W M Q S_Q_ S_S_ G M S <> M S# <> W M Q S_Q_ M S# <> N M Q S_Q_ S_S# M M[:] <> N M Q S_Q_ M M[:] <> V M M M Q S_Q_ S_M_ R V M M M Q S_Q_ S_M_ M M M Q S_Q_ S_M_ K M M M Q S_Q_ S_M_ L M M M Q S_Q_ S_M_ H M M M Q S_Q_ S_M_ J M M M Q S_Q_ S_M_ F Y M M M Q S_Q_ S_M_ W M QS[:] <> F M Q S_Q_ M QS[:] <> F M QS M Q S_Q_ S_QS_ T J M QS M Q S_Q_ S_QS_ J M QS M Q S_Q_ S_QS_ K J M QS M Q S_Q_ S_QS_ K L M QS M Q S_Q_ S_QS_ J K M QS M Q S_Q_ S_QS_ L K M QS M Q S_Q_ S_QS_ M QS M QS#[:] <> K M QS#[:] <> M Q S_Q_ S_QS_ V K M QS# M Q S_Q_ S_QS#_ U J M QS# M Q S_Q_ S_QS#_ L M QS# M Q S_Q_ S_QS#_ L J M QS# M Q S_Q_ S_QS#_ K J M QS# M Q S_Q_ S_QS#_ K K M QS# M Q S_Q_ S_QS#_ K J M QS# M Q S_Q_ S_QS#_ F L M QS# M Q S_Q_ S_QS#_ V M [:] <> K M [:] <> M Q S_Q_ K M M Q S_Q_ S_M_ M M Q S_Q_ S_M_ G K M M Q S_Q_ S_M_ G M M Q S_Q_ S_M_ W M M Q S_Q_ S_M_ F M M Q S_Q_ S_M_ M M Q S_Q_ S_M_ G M M Q S_Q_ S_M_ J M M Q S_Q_ S_M_ Y L M M Q S_Q_ S_M_ K M M Q S_Q_ S_M_ G L M M Q S_Q_ S_M_ K M M Q S_Q_ S_M_ K M M Q S_Q_ S_M_ G M M <> J M <> M Q S_Q_ S_M_ J M RS# <> M Q S_Q_ S_RS# V TP_S_RVN# M RS# <> F M Q S_Q_ S_RVN# Y T T H M Q S_Q_ G M W# <> M Q S_Q_ S_W# M W# <> M Q S_Q_ K M Q S_Q_ M Q S_Q_ M Q S_Q_ J M Q S_Q_ M Q S_Q_ M Q S_Q_ R M Q S_Q_ T M Q S_Q_ Y M Q S_Q_ Y M Q S_Q_ U M Q S_Q_ T S_Q_ RSTLIN_p R SYSTM MMORY PROJT : Z Quanta omputer Inc. Size ocument Number Rev GMH R(/) ate: Monday, May, Sheet of

VSM_LF VSM_LF VSM_LF VSM_LF VSM_LF VSM_LF VSM_LF.V_XG.V_XG.V_XG.V.V.V.VSUS.V.V_XG.V_XG.V_XG.V Size ocument Number Rev ate: Sheet of GMH Power-(/) Wednesday, pril, Size ocument Number Rev ate: Sheet of GMH Power-(/) Wednesday, pril, Size ocument Number Rev ate: Sheet of GMH Power-(/) Wednesday, pril, N(Power-) elete R.U/.V_.U/.V_.U/.V_.U/.V_.U/V_.U/V_.U/.V_.U/.V_ Quanta omputer Inc. PROJT : Z Quanta omputer Inc. PROJT : Z.U/V_.U/V_ IV@U_ IV@U_ V_ V_ K V_ J V_ J V_ H V_ H V_ H V_ F V_ T V_ V_SM_ V_SM_ F V_SM_ J V_SM_ W V_SM_ Y V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ U V_SM_ F V_SM_ G V_SM_ G V_SM_ G V_SM_ H V_SM_ H V_SM_ H V_SM_ J V_SM_ J V_SM_ U V_SM_ K V_SM_ K V_SM_ K V_SM_ K V_XG_NTF_ U V_XG_NTF_ U V_XG_NTF_ U V_XG_NTF_ U V_XG_NTF_ U V_XG_NTF_ U V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ T V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ T V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ Y V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ T V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ F V_XG_NTF_ F V_XG_NTF_ H V_XG_NTF_ H V_XG_NTF_ H V_XG_NTF_ H V_XG_NTF_ T V_XG_NTF_ J V_XG_NTF_ J V_XG_NTF_ J V_XG_NTF_ K V_XG_NTF_ K V_XG_NTF_ L V_XG_NTF_ L V_XG_NTF_ L V_XG_NTF_ L V_XG_NTF_ L V_XG_NTF_ T V_XG_NTF_ L V_XG_NTF_ M V_XG_NTF_ M V_XG_NTF_ M V_XG_NTF_ M V_XG_NTF_ M V_XG_NTF_ P V_XG_NTF_ P V_XG_NTF_ P V_XG_NTF_ T V_XG_NTF_ P V_XG_NTF_ P V_XG_NTF_ P V_XG_NTF_ U V_XG_NTF_ U V_SM_ L V_SM_ V V_SM_ W V_XG_NTF_ T V_ T V_SM_ U V_XG_ R V_XG_ T V_XG_ W V_XG_ W V_XG_ Y V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ F V_XG_ F V_XG_ H V_XG_ H V_XG_ H V_XG_ H V_XG_NTF_ P V_XG_NTF_ P V_XG_NTF_ R V_XG_NTF_ R V_XG_NTF_ R V_XG_NTF_ R V_XG_NTF_ R V_ R V_XG_ H V_XG_ J V_XG_ N V_SM_LF W V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF W V_SM_LF T V_XG_ V_XG_ V_ H V_XG_NTF_ M V_SM_ U V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ V V_XG_NTF_ Y POWR V OR V SM V GFX V GFX NTF V SM LF UG RSTLIN_p POWR V OR V SM V GFX V GFX NTF V SM LF UG RSTLIN_p R V@_ R V@_ IV@U IV@U.U/.V_.U/.V_ IV@U_ IV@U_.U/V_.U/V_.U/V_.U/V_ U/V U/V.U/.V_.U/.V_ U/V_ U/V_ IV@.U_ IV@.U_ U/V U/V.U/V_.U/V_ IV@U_ IV@U_.U/.V_.U/.V_ U/V_ U/V_ U/V_ U/V_ IV@.U_ IV@.U_ R IV@_ R IV@_ IV@.U IV@.U.U/V.U/V.U/V_.U/V_ U/V_ U/V_ V_NTF_ V_NTF_ K V_NTF_ P V_NTF_ U V_NTF_ F V_NTF_ F V_NTF_ H V_NTF_ H V_NTF_ H V_NTF_ H V_NTF_ J V_NTF_ K V_NTF_ K V_NTF_ K V_NTF_ V_NTF_ L V_NTF_ L V_NTF_ V_NTF_ P V_NTF_ R V_NTF_ R V_NTF_ T V_NTF_ T V_NTF_ T V_NTF_ U V_NTF_ V_NTF_ U V_NTF_ U V_NTF_ U V_NTF_ U V_NTF_ V V_NTF_ V V_NTF_ V V_NTF_ V_NTF_ V_NTF_ VSS_NTF_ T VSS_NTF_ T VSS_NTF_ U VSS_NTF_ U VSS_NTF_ V VSS_NTF_ V VSS_NTF_ VSS_NTF_ VSS_NTF_ V_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ F VSS_NTF_ K VSS_NTF_ M VSS_NTF_ P VSS_NTF_ R VSS_NTF_ R VSS_NTF_ R V_NTF_ Y V_XM_ K V_XM_ K V_XM_ J V_XM_ J V_XM_NTF_ L V_XM_NTF_ L V_XM_NTF_ L V_XM_NTF_ M V_XM_NTF_ M V_XM_NTF_ M V_XM_NTF_ M V_XM_NTF_ P V_XM_NTF_ P V_XM_NTF_ R V_NTF_ Y V_NTF_ Y V_NTF_ Y V_NTF_ Y VSS_S VSS_S VSS_S VSS_S L VSS_S L VSS_S V_NTF_ V_NTF_ V_NTF_ V_NTF_ J V_NTF_ VSS_NTF_ F V_NTF_ J V_XM_ K V_XM_NTF_ L V_XM_NTF_ L V_XM_NTF_ L VSS_NTF_ M V_XM_NTF_ M V_XM_NTF_ M V_NTF_ M VSS_NTF_ P V_XM_NTF_ P V_XM_NTF_ P V_XM_NTF_ R V_XM_NTF_ R V_XM_ T V_XM_ T V_NTF_ V POWR V NTF VSS NTF VSS S V XM V XM NTF UF RSTLIN_p POWR V NTF VSS NTF VSS S V XM V XM NTF UF RSTLIN_p.U/V_.U/V_ R IV@_ R IV@_ U/V_ U/V_

N(Power-).V L UH_ V R IV@ <F> INT VG disable VSYN connect to IV@.U_ R V@_ RT/TV isable/nable guideline xternal VG with V@part, Internal VG with IV@ part all nable isable all nable isable V_RT.V V TVO.V V_RT.V V_TVO.V.V LVS isable/nable guideline xternal VG with V@part,Internal VG with IV@ part Signal V_LVS V_LVS If SVO isable LVS isable If SVO enable LVS isable.v.v If SVO enable LVS enable.v U/V_.U/V_ V L IV@KPHS-T *IV@U_ IV@.U_ IV@N_ R V@_ VQ_RT.V V TVO.V V TVO.V VG_.V VSSG_ V_SYN.V VTX_LVS XTRNL.V INTRNL.V V.V L R ROMMN OHM@MHz Rdc=.OHM (max) L IV@KPHS-T IV@U_ UH_ IV@U_ U/V_ L L U/.V_ V.M_MPLL_R.V IV@.U_ IV@.U_ IV@.U_.U/V_ KPHS-T V_TV_ R IV@ IV@.U_ IV&V is/nable setting KPHS-T U/.V_ IV@N_ R./F.V R V@_ R V@_.U/V_.VSUS.U/V_ R U/V_ *U_ IV@N_ IV@N_ R V@_ R.V V.V.U/V *U L R *U R R IV@N_ IV@ R V@_ U/.V_ U/V R V@_ R _.U/V_ U/.V_.U/V_ V@_ IV@ R V_VSYN V_V_RT_.V_V_PLL.V_V_PLL.VM_V_HPLL.VM_V_MPLL.VSUS_V_LVS IV@P_ V_V_PG_G.V_V_PG_PLL.VM_V_SM.VM_V_SM_K V_TV_.V_V_RT.V_V_TV.V_V_Q.VM_MH_V_HPLL.V_V_PG_PLL.U/V_.U/V_ KPHS-T J V_RT V_RT H L M K U V_PLL V_PLL V_HPLL V_MPLL V_LVS V_PG_G V_PG_PLL V_TV V_TV V_TV V_TV V_TV V_TV M V_RT L V_TV N U VSYN V_V G V G K W V_SM_ V V_SM_ U V_SM_ U V_SM_ U V_SM_ T V_SM_ T V_SM_ T V_SM_ T V_SM_ T V_SM_ R V_SM_NTF_ R V_SM_NTF_ V_SM_K_ V_SM_K_ N UH VSS G VSS_LVS VSS_PG_G V_Q V_HPLL V_PG_PLL J V_LVS_ H V_LVS_ RSTLIN_p RT PLL K SM PG LVS POWR TV TV/RT LVS X SM K MI VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_NTF XF PG VTT V_XF_ V_XF_ V_XF_ V_MI V_SM_K_ V_SM_K_ V_SM_K_ V_SM_K_ V_TX_LVS HV V_HV_ V_HV_ V_PG_ V_PG_ V_PG_ V_PG_ V_PG_ V_RXR_MI_ V_RXR_MI_ VTTLF VTTLF VTTLF VTTLF U U U U U U U U U U T T T T T T T T T R R R T U U T T T R.V_V_XF J.V_V_MI.VM_X K.VSUS_V_SM_K K J J.VSUS_V_TX_LVS W W V V H H F H V_V_HV U/V.U/.V_.U/.V_.U/.V_.U/V_ *U_._PG.U/V_.U/V R U/V U/V_.U/V_ R R R V@_ U/V_.V L UH_ R /F V._SMK_R.U/V_ U/.V_.V.V IV&V is/nable setting L IV@P_ IV@U_ L.U/V_ U/.V_.VSUS nh.v U/.V_ IV@UH_.V.VSUS <F> V_RXR_MI and V_PG connect to.v IV&V is/nable setting.v R <F> INT VG disable V_TV still.v V.S_PGPLL_F.U/V_ R /F_ U/.V_.U/V_ N/V_.VSUS R IV@.V_V_LVS.V PZ..V_S R V_V_HV hange to ohm Resistor R IV@ IV@.U_ IV@N_ R V@_ IV@U Use site for filter cap with Gfx enabled S IV@U *IV@U_ R V@_ V <R>.V N.M shall be.v for alero Interposer R.U/V_ PROJT : Z Quanta omputer Inc. Size ocument Number Rev GMH Power-(/) ate: Wednesday, pril, Sheet of

Size ocument Number Rev ate: Sheet of GMH Power-(/) Wednesday, pril, Size ocument Number Rev ate: Sheet of GMH Power-(/) Wednesday, pril, Size ocument Number Rev ate: Sheet of GMH Power-(/) Wednesday, pril, N(Power-) elete R,R,R,R Quanta omputer Inc. PROJT : Z Quanta omputer Inc. PROJT : Z VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ F VSS_ F VSS_ F VSS_ F VSS_ F VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ H VSS_ H VSS_ H VSS_ H VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ K VSS_ K VSS_ K VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ P VSS_ P VSS_ P VSS_ P VSS_ P VSS_ R VSS_ T VSS_ T VSS_ T VSS_ U VSS_ U VSS_ U VSS_ W VSS_ W VSS_ W VSS_ W VSS_ W VSS_ W VSS_ Y VSS_ Y VSS_ Y VSS_ V VSS_ V VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ P VSS_ T VSS_ T VSS_ T VSS_ R VSS_ VSS_ VSS_ VSS_ F VSS_ F VSS_ T VSS_ V VSS_ H VSS UJ RSTLIN_p VSS UJ RSTLIN_p VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ F VSS_ F VSS_ F VSS_ F VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ H VSS_ H VSS_ H VSS_ H VSS_ H VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ K VSS_ K VSS_ K VSS_ K VSS_ K VSS_ K VSS_ L VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ P VSS_ P VSS_ P VSS_ R VSS_ R VSS_ R VSS_ R VSS_ R VSS_ R VSS_ T VSS_ T VSS_ T VSS_ T VSS_ W VSS_ W VSS_ W VSS_ W VSS_ W VSS_ W VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ F VSS_ F VSS_ F VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ H VSS_ H VSS_ H VSS_ H VSS_ H VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ K VSS_ K VSS_ K VSS_ K VSS_ U VSS_ U VSS_ U VSS_ U VSS_ U VSS_ U VSS_ U VSS_ V VSS_ V VSS_ W VSS_ W VSS_ K VSS_ K VSS_ K VSS_ L VSS_ L VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ K VSS_ K VSS_ L VSS_ L VSS_ L VSS_ L VSS_ VSS_ VSS_ VSS UI RSTLIN_p VSS UI RSTLIN_p

RT VRT VPU RV R_VRT RV R K_ S Strap RT_N R Q MMT N RT ONN INTVRMN LN_SLP VRT R K/F R *_ IH_INTVRMN R U/V K K_ RT_RST# U/V R.K RT_N Low = Internal VR disable High = Internal VR enable(efault) Low = Internal VR disable High = Internal VR enable(efault) VRT R K/F R *_ LN_SLP R K R JP *RT_RST VPU K <> ST_RXN <> ST_RXP <> ST_TXN <> ST_TXP <> ST_RXN <> ST_RXP <> ST_TXN <> ST_TXP VRT P/V_ Y.KHZ P/V_ R R M M_ T <> Z_SIN <> Z_SIN T T <> Z_SOUT T T <> ST_L# P/V_ P/V_ *P/V_ *P/V_ LK_KX LK_KX RT_RST# IH_INTRUR# IH_INTVRMN LN_SLP IH_GPIO Z_LK Z_SYN Z_RST# Z_SIN Z_SIN Z_SOUT GPIO# GPIO# ST_L# ST_TXN_ ST_TXP_ ST_TXN_ ST_TXP_ G F F F H J J J H H G F F F H H G G J J F F U RTX RTX RTRST# INTRUR# INTVRMN LN_SLP GLN_LK LN_RSTSYN LN_RX LN_RX LN_RX LN_TX LN_TX LN_TX GLN_OK#/GPIO GLN_OMPI GLN_OMPO H_IT_LK H_SYN H_RST# H_SIN H_SIN H_SIN H_SIN H_SOUT H_OK_N#/GPIO H_OK_RST#/GPIO STL# STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP IH LN / GLN RT I PU LP ST FWH/L FWH/L FWH/L FWH/L FWH/LFRM# LRQ# LRQ#/GPIO GT M# PRSTP# PSLP# FRR# PUPWRG/GPIO IGNN# INIT# INTR RIN# NMI SMI# STPLK# THRMTRIP# TP S# S# F G F G F G F G F H G V U V T V T T T R T V V U V U Y Y LRQ# IH_GPIO GT H_PRSTP#_R H_PSLP#_R H_PWRG_R RIN# H_THRMTRIP_R IH_TP P P P P P P P P P P P P P P P P P P P L <,,> L <,,> L <,,> L <,,> LFRM# <,,> T T GT <> H_M# <> R _ R _ R _ R /F T P[:] <> P[:] <> PS# <> PS# <>.V R *./F_ R *./F_ H_PWRG <> H_IGNN# <> H_INIT# <> H_INTR <> RIN# <> H_NMI <> H_SMI# <> H_STPLK# <> IH_PRSTP# <,,> H_PSLP# <>.V R./F_ R *_.V Placement close S L<" R./F_ H_FRR# <> PM_THRMTRIP# <,> H Z_SOUT R _ R _ Z_SOUT_UIO <> Z_SOUT_M <> <> LK_PI_ST# <> LK_PI_ST R <check list> L<mils./F_ ST_IS ST_LKN ST_LKP G STRIS# G STRIS IHM RV. IOR# IOW# K# IIRQ IORY RQ W W Y Y Y W PIOR# <> PIOW# <> PK# <> IRQ <> PIORY <> PRQ <> Z_SYN R _ R _ Z_SYN_UIO <> Z_SYN_M <> Z_LK R R IT_LK_UIO <> IT_LK_M <> UR F: RIN# OSN'T N PU RIN# R *K_ V GT R.K_ Z_RST# R _ R _ Z_RST#_UIO <,> Z_RST#_M <> PROJT : Z Quanta omputer Inc. Size ocument Number Rev IHM HOST(/) ate: Monday, May, Sheet of

S-PI/US/MI S-PI NW R TV R WLN ROSON GLN <> PI_RXN <> PI_RXP <> PI_TXN <> PI_TXP <> PI_RXN <> PI_RXP <> PI_TXN <> PI_TXP <> PI_RXN <> PI_RXP <> PI_TXN <> PI_TXP <> PI_RXN <> PI_RXP <> PI_TXN <> PI_TXP <> GLN_RXN <> GLN_RXP <> GLN_TXN <> GLN_TXP.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ <> N_N# PI_TXN_ PI_TXP_ PI_TXN_ PI_TXP_ PI_TXN_ PI_TXP_ PI_TXN_ PI_TXP_ GLN_TXN_S GLN_TXP_S USO# USO# USO# USO# USO# USO# USO# N_N# USO# USO# U P PRN P PRP N PTN N PTP M PRN M PRP L PTN L PTP K PRN K PRP J PTN J PTP H PRN H PRP G PTN G PTP F PRN F PRP PTN PTP PRN/GLN_RXN PRP/GLN_RXP PTN/GLN_TXN PTP/GLN_TXP SPI_LK SPI_S# SPI_S# SPI_MOSI F SPI_MISO J O# G O#/GPIO G O#/GPIO O#/GPIO F O#/GPIO G O#/GPIO O#/GPIO J O#/GPIO O# H O# IHM RV. PI-xpress irect Media Interface SPI US MIRXN V MIRXP V MITXN U MITXP U MIRXN Y MIRXP Y MITXN W MITXP W MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MI_LKN T MI_LKP T MI_ZOMP Y MI_IROMP Y USPN G USPP G USPN H USPP H USPN H USPP H USPN J USPP J USPN K USPP K USPN K USPP K USPN L USPP L USPN M USPP M USPN M USPP M USPN N USPP N USRIS# F USRIS F USP- USP US_RIS_PN <R>.US_RIS_PN<mils.void routing next to clock/high speed signals MI_RXN <> MI_RXP <> MI_TXN <> MI_TXP <> MI_RXN <> MI_RXP <> MI_TXN <> MI_TXP <> MI_RXN <> MI_RXP <> MI_TXN <> MI_TXP <> MI_RXN <> MI_RXP <> MI_TXN <> MI_TXP <> LK_PI_IH# <> LK_PI_IH <> MI_IROMP_R.V USP- <> USP <> US USP- <> USP <> US USP- <> USP <> US USP- <> USP <> US USP- <> USP <> LUTOOTH USP- <> USP <> NW R USP- <> USP <> MINI PI USP- <> USP <> USP- <> USP <> G R T T R./F R./F_ <> [..] <R> MI_IROMP_R<mils <> INT# <> INT# INT# INT# INT# INT# U G F F PIRQ# PIRQ# PIRQ# PIRQ# PI RQ# GNT# RQ#/GPIO GNT#/GPIO RQ#/GPIO GNT#/GPIO RQ#/GPIO GNT#/GPIO /# /# /# /# IRY# PR PIRST# VSL# PRR# PLOK# SRR# STOP# TRY# FRM# PLTRST# PILK PM# Interrupt I/F IHM RV. PIRQ#/GPIO PIRQF#/GPIO PIRQG#/GPIO PIRQH#/GPIO F F RQ# GNT# RQ# GNT# RQ# GNT# RQ# GNT# IRY# G VSL# PRR# LOK# F SRR# STOP# TRY# FRM# G PLT_RST-R# R PLK_IH G F G F INT# INTF# INTG# INTH# R T T T # <> # <> # <> # <> *_ IRY# <> PR <> PIRST# <,> VSL# <> PRR# <> SRR# <> STOP# <> TRY# <> FRM# <> RQ# <> GNT# <> PLTRST#_N <> PLK_IH <> PI_PM# <> RT_SNS# <,> SWP Override strap PI_GNT# GNT# R Low = swap override enabled High = efault *K_ V RQ# INTH# RP V INT# INT# V VSL# INTF# INTG# SRR# RP V STOP# RQ# FRM# RQ#.KX.KX USO# R USO# R.K_.K_ V_S V_S U PLT_RST-R# TSHFU V.U/V_ R K PLTRST# <,,,..,..> V_S USO# USO# N_N# USO# RP.KX V_S USO# USO# USO# USO# V TRY# LOK# IRY# PRR# RP.KX V INT# INT# RQ# INT# PROJT : Z Quanta omputer Inc. Size ocument Number Rev IHM PI\PI\US(/) ate: Monday, May, Sheet of

S-GPIO <F> R STP_PI# PU is no stuff. R STP_PU# always keeps high to ensure M alive in M state. (LK_MH_LK/# must keep alive to make M work) I think there will be update for this design, I suggest you to keep PU and Ω isolation resistors for this signal. <> MH_IH_SYN# <> PM_STPPI# <> PM_STPPU#.U/V_ <> VR_PWRG_K# V U V NSZ R *K_ <> KSMI# <,,> LI# OR_I OR_I OR_I R *K_ V R *K_ <check list> internal P R _ <,,,> PLK_SM <,,,> PT_SM <> L_RST# <> SYS_RST# <> PM_MUSY# <,> LKRUN# <,,> PI_WK# <,,> SRIRQ <,> THRM_LRT# S <> SI# <> STLKRQ# <> PSPK T R _ R _ S T T T T T T T T PLK_SM PT_SM L_RST# SM_LK_M SM_T_M RI# LP_P# SYS_RST# SM_LRT# PM_STPPI_IH# PM_STPPU_IH# LKRUN# PI_WK# SRIRQ THRM_LRT# VR_PWRG_LKN PSPK IH_GPIO IH_GPIO IH_GPIO STLKRQ# IH_GPIO IH_GPIO IH_GPIO IH_TP TP KSMI#_IH LI#_IH IH_GPIO SI# IH_GPIO MH_IH_SYN#_R U J SMLK SMT G LINKLRT# SMLINK SMLINK F RI# F SUS_STT#/LPP# SYS_RST# G MUSY#/GPIO G SMLRT#/GPIO STP_PI#/GPIO G STP_PU#/GPIO H LKRUN#/GPIO WK# F SRIRQ THRM# J VRMPWRG J TP J TH/GPIO J TH/GPIO H TH/GPIO GPIO GPIO G TH/GPIO H GPIO GPIO G SLOK/GPIO H QRT_STT/GPIO QRT_STT/GPIO G STLKRQ#/GPIO F SLO/GPIO J STOUT/GPIO STOUT/GPIO SPKR J MH_SYN# J TP IHM RV. SM SYS GPIO ST GPIO locks Power MGT MIS GPIO ontroller Link STGP/GPIO STGP/GPIO STGP/GPIO STGP/GPIO LK LK SUSLK SLP_S# SLP_S# SLP_S# S_STT#/GPIO PWROK PRSLPVR/GPIO TLOW# PWRTN# LN_RST# RSMRST# K_PWRG LPWROK SLP_M# L_LK L_LK L_T L_T L_VRF L_VRF L_RST# MM_L/GPIO M LRT/GPIO _M_LRT/GPIO WOL_N/GPIO J J F G G G G F H J H G J F F F H J J J F G GPIO OR_I GPIO GPIO M_IH LKUS_ SLP_S# SLP_S# SLP_S# IH_GPIO IH_PWROK PM_PRSLPVR_R R PM_TLOW#_R NSWON# NSWON# <> PM_LN_NL_R R _ PM_RSMRST#_R L_VRF_S L_VRF_S IH_GPIO IH_GPIO IH_GPIO IH_GPIO T T T R R T T T T T /F_ /F_ /F_ K_PWRG <> MPWROK <,> L_RST# <> M_IH <> LKUS_ <> SUS# <,> SUS# <> <F> Since your PU VRM has no PRSTP# pin, connect PM_PRSLPVR to IMVP is correct L_LK <> L_LK <> L_T <> L_T <> PM_PRSLPVR <,> PLTRST# <,,,..,..> R /F_ V_S R.K/F.U/V_ If no use internal LN M connect LN_RST# to PLTRST# Use internal LN M connect LN_RST# to RSMRST# should go high no sooner than ms after both VccLN_ and VccLN_ have reached their nominal voltages. V R.K/F R /F_.U/V_ V_S No Reboot strap H_SPKR Low = efault High = No Reboot ontroller Link VRF for IMT support only XOR hain ntrance Strap IH_RSV H_SOUT escription RSV nter XOR hain Normal opration(efault) Set PI port config bit V LKUS_ R _ P/V_ M_IH R *_ *P_ RI# L_RST# R R SM_LK_M SM_T_M R R PLK_SM PT_SM R R SM_LRT# R PI_WK# R PM_TLOW#_R R SYS_RST# R IH_GPIO R K_ *K_ K_ K_.K_.K_ K_ K_.K_ K_ K_ PSPK KSMI#_IH LI#_IH IH_GPIO R R R R INTL R SHOW IT PM_LN_NL_R R ISL LN: STUFF *K_ K_ K_ K_ *_ V INTL F (/) "dd RSMRST# isolation (important!!! See ww Santa Rosa MoW)" PM_RSMRST#_R TO IH R K_ Q MMT VSUS R.K_ RSMRST# <> FROM ur() R *K IH_TP R *K_ Z_SOUT <> IH_GPIO IH_GPIO VR_PWRG_LKN IH_PWROK R R R R K_ K_ K_ K_ STLKRQ# R THRM_LRT# R SRIRQ R LKRUN# R K_.K_ K_.K_ V V V SI# R K_ R.K_ V <,,> LY_VR_PWRGOO <> PWROK_ LY_VR_PWRGOO PWROK_ R K_.U/V_ U IH_PWROK TSHFU oard I I I I I V R *K_ OR_I R K_ V V V R *K_ OR_I R K_ R *K_ OR_I R K_ R *K_ OR_I R K_ PROJT : Z Quanta omputer Inc. Size ocument Number Rev IHM GPIO(/) ate: Monday, May, Sheet of

V_.V_H_IO_IH VRF_SUS_S.V_MI V_GLN.V_GLN TP_VSUS IH_ TP_VSUS IH_ TP_VSUS IH_ TP_VSUS IH_ TP_VL IH.V_ TP_VSUS IH_.V_GLNP.V_VGLNPLL.V_PLL V_VLN TP_VSUS IH_ VSUSH.V_V_PU_IO.V_IH TP_VSUS IH_ VMIPLL_IH TP_VL IH V._US_IH TP_VSUS IH_ V.M_IH VL INT_IH VRF_S.V.V.V.V.V V V V_S VRT V V V_S V_S.V.V V.V V.V.V_S.V.V V V_S Size ocument Number Rev ate: Sheet of IHM Power(/) Wednesday, pril, Size ocument Number Rev ate: Sheet of IHM Power(/) Wednesday, pril, Size ocument Number Rev ate: Sheet of IHM Power(/) Wednesday, pril, an be connect to V or.v an be connect to V_S or.v_s Intel use.uh inductor.u/v.u/v.u/v.u/v R _ R _ U/.V U/.V.U/V.U/V R R R R R _ R _.U/V_.U/V_ R * R *.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V.U/V R R.U/V_.U/V_.U/V.U/V U/V U/V L UH_ <Part Number> L UH_ <Part Number>.U/V_.U/V_ R * R * T T L UH_ L UH_ U/.V_ U/.V_.U/V_.U/V_ U/V U/V.U/V_.U/V_ U/V_ U/V_ T T U/V_ U/V_ PZ. PZ. L UH_ L UH_ L FMJHS-T_ L FMJHS-T_.U/V_.U/V_ R R.U/V_.U/V_ R R VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] F VSS[] F VSS[] F VSS[] F VSS[] F VSS[] G VSS[] G VSS[] H VSS[] H VSS[] H VSS[] H VSS[] H VSS[] F VSS[] H VSS[] H VSS[] H VSS[] H VSS[] H VSS[] H VSS[] J VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] F VSS[] VSS[] F VSS[] F VSS[] F VSS[] G VSS[] VSS[] G VSS[] G VSS[] G VSS[] G VSS[] G VSS[] G VSS[] G VSS[] H VSS[] H VSS[] H VSS[] H VSS[] H VSS[] J VSS[] J VSS[] J VSS[] J VSS[] J VSS[] J VSS[] K VSS[] K VSS[] K VSS[] K VSS[] K VSS[] L VSS[] L VSS[] L VSS[] L VSS[] L VSS[] L VSS[] L VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] T VSS[] T VSS[] T VSS[] T VSS[] T VSS[] T VSS[] T VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] V VSS[] V VSS[] V VSS[] V VSS[] W VSS[] W VSS[] W VSS[] Y VSS[] Y VSS[] Y VSS[] VSS_NTF[] VSS_NTF[] VSS_NTF[] VSS_NTF[] VSS_NTF[] H VSS_NTF[] H VSS_NTF[] J VSS_NTF[] J VSS_NTF[] J VSS_NTF[] J VSS_NTF[] VSS_NTF[] VSS[] VSS[] VSS[] VSS[] VSS[] U VSS[] K VSS[] W U IHM RV. U IHM RV..U/V_.U/V_ U/.V_ U/.V_.U/V_.U/V_ R _ R _ R R Quanta omputer Inc. PROJT : Z Quanta omputer Inc. PROJT : Z PZ. PZ..U/V_.U/V_.U/V_.U/V_ VRF[] VRF[] T VRF_SUS G V [] V [] V [] V [] V [] V [] V [] V [] V [] V [] V [] V [] F V [] F V [] G V [] H V [] H V [] J V [] J V [] K V [] K V [] L V [] L V [] L V [] M V [] M V [] N V [] N V [] N V [] P V [] P V [] R V [] R V [] R V [] R V [] T V [] T V [] T V [] T V [] T V [] U V_[] F VMIPLL R V [] V [] F V [] G V [] H V [] J VSTPLL J V_[] V [] V [] V [] V [] V [] VUSPLL VLN_[] F VLN_[] G V_[] V_[] V_[] V_[] V_[] V_[] V_[] F V_[] G V_[] L V_[] L V_[] L V_[] L V_[] L V_[] L V_[] M V_[] M V_[] P V_[] P V_[] T V_[] T VLN_[] F VLN_[] G VH VSUSH V_PU_IO[] V_PU_IO[] V_[] V_[] U V_[] V V_[] W V_[] W V_[] W V_[] Y V_[] V_[] V_[] V_[] V_[] V_[] V_[] V_[] V_[] V_[] F VRT VSUS_[] VSUS_[] VSUS_[] VSUS_[] G VSUS_[] H VSUS_[] P VSUS_[] P VSUS_[] VSUS_[] N VSUS_[] P VSUS_[] P VSUS_[] P VSUS_[] P VSUS_[] P VSUS_[] R VSUS_[] R VSUS_[] R V [] V [] V [] V [] V [] G V [] G VSUS_[] J VSUS_[] F V [] F V [] L V [] L V [] M V [] M VSUS_[] V_[] V [] W V_[] U V_[] V V_[] V V_[] V V_[] U V_[] V V_[] V V_[] V VGLN_[] VGLN_[] VGLN_[] VGLN_[] VGLN_[] VGLN_ VGLNPLL V_[] F V_[] V_[] V_[] VSUS_[] R V [] H VSUS_[] V [] V [] VSUS_[] J V_MI[] V_MI[] VL_ G VL_[] G VL_[] F VL_ V [] W V [] V V [] U V [] Y V [] V V [] V OR VGP TX RX I US OR PI GLN POWR VP_OR VPSUS VPUS UF IHM RV. OR VGP TX RX I US OR PI GLN POWR VP_OR VPSUS VPUS UF IHM RV..U/V.U/V.U/V_.U/V_ *.U_ *.U_ U/V U/V.U/V_.U/V_ U/.V U/.V U/.V U/.V U/V_ U/V_ U/V U/V.U/.V.U/.V T T.U/.V.U/.V.U/V_.U/V_.U/V_.U/V_ R _ R _ R R.U/V_.U/V_ R R R R

M M Q M Q M Q _S _S M Q M Q M QS M QS# M QS# M QS M S M Q M M W# M S M QS M QS# M S# M_S# M Q M W# M_K M Q PM_XTTS# M QS M QS# _S _S M_OT M Q M Q M Q M M M QS[:] M M QS M QS# M Q M Q M_K M Q M Q M PLK_SM PT_SM M M M S M M M M S M M M M_S# M_S# M M M Q M M QS#[:] M RS# M RS# M S# M S# M M QS M QS# M M Q M M Q M Q PM_XTTS# M S M RS# M M M Q M Q M Q M QS# M Q M M M Q M QS M Q M M QS M QS# M QS# M Q M QS M M QS# PT_SM M QS M Q M Q M S M_OT M W# M_S# M Q M M[:] PLK_SM M Q M_S# M Q M Q M Q M Q M S M Q M S# M M M M Q M M Q M Q M Q M M QS M M M QS# M_K M Q M Q M M M M Q M_OT M M PLK_SM M Q M M[:] PT_SM M Q M QS#[:] M S[:] M_LK M [:] M_S# M Q[:] M Q M W# M QS[:] M M QS# M M M M M_OT M Q M QS M_LK# M M Q _S M_K M_K M M Q M Q M QS# M Q M M M QS M Q M Q M S M QS# M Q M M M Q M Q M_LK M Q M M M M M M M QS M M RS# M_K M Q M_LK# M Q M Q M S M Q M Q M Q M Q M M M M_OT M Q M Q[:] M Q M_LK M_LK# M Q M Q M Q M M M QS M QS# M_S#[:] M QS# M_LK#[:] M_K[:] M_OT[:] M_LK[:] M S[:] M Q M QS M Q M_OT M Q M [:] M Q M M M_LK# M_LK M Q M M M M M Q PM_XTTS# PM_XTTS# M M M M M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M_S# M M M M S M M M M M M M M S M S# M W# M RS# M_OT M W# M M M M M M M M_K M M M S# M RS# M M S M S M_S# M_K M_OT M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q _S _S M QS[:] <> M M[:] <> M Q[:] <> M [:] <> M QS#[:] <> M S[:] <> M W# <> M RS# <> M S# <> M S[:] <> M QS#[:] <> M [:] <> M_OT[:] <> M_LK#[:] <> M S# <> M QS[:] <> M_LK[:] <> M W# <> PLK_SM <,,,> M_S#[:] <> M Q[:] <> M RS# <> M_K[:] <> PT_SM <,,,> M M[:] <> PM_XTTS# <> PM_XTTS# <>.VSUS.VSUS.VSUS.VSUS.VSUS SMR_VTRM SMR_VTRM.VSUS SMR_VRF SMR_VRF SMR_VRF V V V SMR_VRF V SMR_VTRM SMR_VTRM.VSUS V SMR_VRF Size ocument Number Rev ate: Sheet of RII SO-IMM Monday, May, Size ocument Number Rev ate: Sheet of RII SO-IMM Monday, May, Size ocument Number Rev ate: Sheet of RII SO-IMM Monday, May, lose to IMM lose to IMM SO-IMM SO-IMM SMbus address SMbus address RP X_ RP X_ RP X_ RP X_ U/V_ U/V_.U/V_.U/V_.U/V_.U/V_ U/V_ U/V_.U/V_.U/V_ U/.V_ U/.V_.U/V_.U/V_ RP X_ RP X_ U/V_ U/V_.U/V_.U/V_ U/V_ U/V_ Quanta omputer Inc. PROJT : Z Quanta omputer Inc. PROJT : Z.U/V_.U/V_ R _ R _.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_.U/V_.U/V_ U/V_ U/V_.U/V_.U/V_ RP X_ RP X_ RP X_ RP X_ RP X_ RP X_ RP X_ RP X_ RP X_ RP X_ U/V_ U/V_.U/V_.U/V_ R K_ R K_ RP X_ RP X_ RP X_ RP X_ R K_ R K_.U/V_.U/V_ VRF VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS QS# QS VSS Q Q VSS VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS M N VSS Q Q VSS K V N _ V V V /P W# V S# S# V OT VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS Q Q VSS M VSS Q Q VSS Q Q VSS M VSS K K# VSS Q Q VSS VSS Q Q VSS N M VSS Q Q VSS Q Q VSS QS# QS VSS Q Q VSS K V V V V RS# S# V OT V N VSS Q Q VSS M VSS Q Q VSS Q Q VSS VSS M VSS Q Q VSS Q Q VSS NTST VSS QS# QS VSS Q Q Q Q VSS M VSS Q Q VSS S SL V(SP) QS# QS VSS Q Q VSS Q Q VSS K K# VSS M VSS Q Q VSS Q Q VSS QS# QS VSS Q Q VSS S S VSS P R SRM SO-IMM (P) N R_SOIMM_H._RVS P R SRM SO-IMM (P) N R_SOIMM_H._RVS.U/V_.U/V_.U/V_.U/V_ R _ R _ R K_ R K_ RP X_ RP X_ U/V_ U/V_ R *K_ R *K_.U/V_.U/V_ RP X_ RP X_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_ RP X_ RP X_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ U/V_ U/V_ RP X_ RP X_.U/V_.U/V_ U/V_ U/V_ R *K_ R *K_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_ U/V_ U/V_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_ RP X_ RP X_.U/V_.U/V_ U/V_ U/V_ RP X_ RP X_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_ U/.V_ U/.V_ U/V_ U/V_ VRF VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS QS# QS VSS Q Q VSS VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS M N VSS Q Q VSS K V N _ V V V /P W# V S# S# V OT VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS Q Q VSS M VSS Q Q VSS Q Q VSS M VSS K K# VSS Q Q VSS VSS Q Q VSS N M VSS Q Q VSS Q Q VSS QS# QS VSS Q Q VSS K V V V V RS# S# V OT V N VSS Q Q VSS M VSS Q Q VSS Q Q VSS VSS M VSS Q Q VSS Q Q VSS NTST VSS QS# QS VSS Q Q Q Q VSS M VSS Q Q VSS S SL V(SP) QS# QS VSS Q Q VSS Q Q VSS K K# VSS M VSS Q Q VSS Q Q VSS QS# QS VSS Q Q VSS S S VSS P R SRM SO-IMM (P) N R_SOIMM_H._RVS P R SRM SO-IMM (P) N R_SOIMM_H._RVS.U/V_.U/V_ R K_ R K_ RP X_ RP X_ U/V_ U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ RP X_ RP X_ U/V_ U/V_.U/V_.U/V_

V V hange footprint VIN N PWR_SR LK_RQ# PWR_SR PWR_SR PWR_SR mp PWR_SR PX_RST# PWR_SR PWR_SR PWR_SR V PX_RFLK# PX_RFLK.mp VRUN V PX_RX# PX_RX#.mp VRUN PX_RX# VRUN PX_RX# VRUN PX_RX#.V PX_RX# PX_RX#.mp PX_RX# VRUN PX_RX#.V_MXM PX_RX# PX_RX#.mp PX_RX# hange power VRUN PX_RX# name from.v to VRUN PX_RX#.V_MXM VRUN PX_RX# VRUN PX_RX# VRUN VRUN VRUN PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_RX PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX# PX_TX PX_TX PX_TX PX_TX PX_TX PX_TX MXM_SPIF_OUT PX_TX PX_TX PX_TX PX_TX PX_TX PX_TX PX_TX PX_TX PX_TX PX_TX PRSNT# PRSNT# V@MXM ONNTOR_ PLTRST# LK_MXM# LK_MXM PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXN PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_RXP PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXN PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP PG_TXP VPRSNT# R PG_RXN[:] PG_RXP[:] PG_TXN[:] PG_TXP[:] PLTRST# <,,,..,..> V@_ LK_MXM# <> LK_MXM <> PG_RXN[:] <> PG_RXP[:] <> PG_TXN[:] <> PG_TXP[:] <> MXMLK MXMT Q V@RHUN MXM_HMI_T_R MXM_HMI_T MXM_HMI_LK_R MXM_HMI_LK MXM_HMI_T <> MXM_HMI_LK <> <> V_LVS_ULK# <> V_LVS_ULK <> V_LVS_UTX# <> V_LVS_UTX# <> V_LVS_UTX# <> V_LVS_UTX <> V_LVS_UTX <> V_LVS_UTX <> V_LVS_LLK# <> V_LVS_LLK <> V_LVS_LTX# <> V_LVS_LTX# <> V_LVS_LTX# <> V_LVS_LTX <> V_LVS_LTX <> V_LVS_LTX <> V_LVS_VN <> V_LVS_LON <> V_LVS_L_RGHT <> V_LVS_LK <> V_LVS_T <> V_RT_HSYN <> V_RT_VSYN <> V_RT_R <> V_RT_G <> V_RT_ <> V_RT_LK <> V_RT_T <> V_TV_Y/G <> V_TV_/R <> V_TV_OMP <,> THRM_LRT# Q V@RHUN V V R *.K_ Q V R _ R V_LVS_ULK# V_LVS_ULK V_LVS_UTX# V_LVS_UTX# V_LVS_UTX# V_LVS_UTX V_LVS_UTX V_LVS_UTX V_LVS_LLK# V_LVS_LLK V_LVS_LTX# V_LVS_LTX# V_LVS_LTX# V_LVS_LTX V_LVS_LTX V_LVS_LTX V_LVS_VN V_LVS_LON V_LVS_L_RGHT V_LVS_LK V_LVS_T V_RT_HSYN V_RT_VSYN V_RT_R V_RT_G V_RT_ V_RT_LK V_RT_T V_TV_Y/G V_TV_/R V_TV_OMP MXMT MXMLK MXM_LK <> MXM_T <> *V@RHUN VIN LVS_ULK# LVS_ULK LVS_UTX# LVS_UTX# LVS_UTX# LVS_UTX# LVS_UTX LVS_UTX LVS_UTX LVS_UTX LVS_LLK# LVS_LLK LVS_LTX# LVS_LTX# LVS_LTX# LVS_LTX# LVS_LTX LVS_LTX LVS_LTX LVS_LTX LVS_PPN LVS_LN LVS_L_RGHT _LK _T VG_HSYN VG_VSYN VG_R VG_GRN VG_LU _LK _T N TV_Y/HTV_Y/TV_VS TV_/HTV_Pr V@_ THRM# THRM# TV_VS/HTV_Pb SM_T SM_LK V@MXM ONNTOR_ V@.U/V_ V@.U/V_ V@.U/V_ LVS RT TV hange power name from.v to.v_mxm VI VI- VI- VI LK# VI LK VI TX# VI TX# VI TX# VI TX VI TX VI TX VI HP _LK _T IGP/VI LK# IGP/VI LK IGP/VI TX# IGP/VI TX# IGP_/VI TX# IGP/VI TX IGP/VI TX IGP_VI TX VI HP/ RUNPWROK IGP IGP IGP IGP IGP IGP IGP IGP IGP IGP IGP RSV RSV RSV RSV RSV RSV /TT# V@.U/V_ V@.U/V_ V@.U/V_ R *.K_ Q V R _ HMILK- HMILK HMITXN HMITXN HMITXN HMITXP HMITXP HMITXP HMI_HP_ MXM_HMI_LK_R MXM_HMI_T_R MXM_PWROK MXM_IN *V@RHUN K V K R *K_ R Modify Rev: HMILK- <> HMILK <> HMITXN <> HMITXN <> HMITXN <> HMITXP <> HMITXP <> HMITXP <> HMI_HP_ <> IN *V@S Q V@TYU V Q V@N V@_ R *V@K_ F Modify onnect to PWROK_MXM <> IN <,,> V <> MXM_SPIF_OUT V.V.V_MXM V V@U/V_ V@.U/V_ *V@.u_ *V@.u_ *V@.u_ *V@.u_ MXMLK MXMT change from k to.k, NV suggestion. on / R R V@.K_ V@.K_ V@U/V_ V@.U/V_ U/.V_ V@U/V_ V@.U/V_ V@U/V_ PROJT : Z Quanta omputer Inc. V@.U/V_ Size ocument Number Rev MXM ate: Monday, May, Sheet of

LVS TXLOUT TXLOUT- TXLLKOUT- TXLLKOUT TXLOUT- TXLOUT TXLOUT- TXLOUT TXLOUT- TXLOUT RN RN RN RN RN RN RN RN IV@X IV@X IV@X IV@X V@X V@X V@X V@X INT_TXLLKOUT- <> INT_TXLLKOUT <> INT_TXLOUT- <> INT_TXLOUT <> INT_TXLOUT- <> INT_TXLOUT <> INT_TXLOUT- <> INT_TXLOUT <> V_LVS_LLK# <> V_LVS_LLK <> V_LVS_LTX# <> V_LVS_LTX <> V_LVS_LTX# <> V_LVS_LTX <> V_LVS_LTX# <> V_LVS_LTX <> <> ISPON VIN R _ LV INV TXUOUT TXUOUT- TXLOUT TXLOUT- TXLOUT TXLOUT- TXULKOUT TXULKOUT- V N V S_-XX_LVS LVS_VJ USP-_R USP_R TXUOUT TXUOUT- TXLLKOUT TXLLKOUT- TXUOUT TXUOUT- R R RP L_IT L_ILK R _ *V@_ *IV@_ X _L_KLT_TRL <> V_LVS_L_RGHT <> L_KLT_TRL <> _POWR <> USP- <> USP <> V V P/V_ P/V_ TXUOUT- TXUOUT TXULKOUT- TXULKOUT TXUOUT- TXUOUT TXUOUT- TXUOUT RN RN RN RN IV@X IV@X IV@X IV@X INT_TXULKOUT- <> INT_TXULKOUT <> INT_TXUOUT- <> INT_TXUOUT <> INT_TXUOUT- <> INT_TXUOUT <> INT_TXUOUT- <> INT_TXUOUT <> RN RN RN RN V@X V@X V@X V@X V_LVS_ULK# <> V_LVS_ULK <> V_LVS_UTX# <> V_LVS_UTX <> V_LVS_UTX# <> V_LVS_UTX <> V_LVS_UTX# <> V_LVS_UTX <> V VIN <> V_LVS_LK <> INT_LVS_ILK R R V R.K_ V@_ IV@_ V R L_ILK <> INT_LVS_IGON <> V_LVS_VN R R.U/V_ IV@_ V@_ R <demo circuit> restline suggest K G suggest K(ZS efault) K_ (Need to confirm with Max) ISP_ON U IN IN ON/OFF T OUT LV_ R _ LV.U/V_.U/V_.U/V_.U/V_.U/V_ *U P/XR/V_ <> V_LVS_T <> INT_LVS_IT R R V@_ IV@_.K_ L_IT PROJT : Z Quanta omputer Inc. Size ocument Number Rev LVS ate: Monday, May, Sheet of