g43m01s1-pr-hw-sch am

Size: px
Start display at page:

Download "g43m01s1-pr-hw-sch am"

Transcription

1 over heet lock iagram lock istribution ONTENT HEET M utx (Version: ) Power elivery Map Platform equence Reset Map PU: Intel onroe, Wolfdale, Yorkfield processors in L Package. K locken VR.-IL L -~ Eaglelake -MH-~ RII-H/IMM RII-H/IMM RII-Termination PI FOX-ONE Power_V_L V / VI onnector ~ ~ ystem hipset: Main Memory: North ridge... outh ridge... IHR ual hannel / R-II (Maximum to ) On oard evice: lock enerator... ILPRHKLF-T uper I/O... ITF H odec... L IO... PI Flash ROM PI-EX lot / enii witch IH-~ RTLE/ H odec L uper I/O -ITF PI Express x lot PI lot TX, FP, MI onnector ~ Expansion lots: PI EXPRE X LOT PI EXPRE X LOT PI LOT PWM ontroller: ontroller...il (Phase) older Mask oard tack-up ( Prepreg onsiderations) PREPRE.mils ORE mils.mils u plus plating oz. (.mils) u Power Plane PU / ystem / N Fan K/M, TPM LN / U onnector older Mask PREPRE.mils oz. (.mils) u N Plane.mils u plus plating Front U onnector H udio Port Reserved- ingle End ohm Top/ottom : mils U. - ohm : /./././ T - ohm : //// PIE - ohm : //// MI - ohm : //// earl&parallel Port/VIO PIO / IRQ / IEL Map History FOXONN PE over heet M ize ocument Number Rev Monday, ugust, ate: heet of

2 VR. Phase PWM L Processor ocket T V onnector F // K- lock enerator PI-E X FX onnector Lanes Lanes PI-E en witch Lanes MH Eaglelake-Q RII / RII / hannel RII IMM hannel RII IMM VI- onnector Level hifter ack Panel U. Port U. Port U. Port U. Port U. MI I/F Lanes ontorl Link U. Port U. Port PI lot / RTL/ PI I/F PI-E X IH- T I/F erial T T onnector Front Panel U. Port U. Port U. Port U. Port U. Port U. Port PI-E X lot TPM. uper I/O ITF PI-E X LP I/F PI I/F H Link Intel H udio Realtek L IO PI Flash Mb T onnector T onnector T onnector T onnector T onnector P Keyboard / Mouse Floppy rive onnector OM/OM Header LPT Port FOXONN PE lock iagram M ize ocument Number Rev Monday, ugust, ate: heet of

3 .MHz PU PU // MHz iff Pair MH // MHz iff Pair RII lots iff LKs PI Express MHz iff Pair OT MHz iff Pair PI Express x fx MH Eaglelake hannel RII IMM RII / PI Express/MI MHz iff Pair hannel RII RII / IMM K- PI Express/MI MHz iff Pair U/IO MHz IH MHz REF MHz IH zalia it lock PI MHz PI lot PI MHz PI lot TPM MHz TPM..KHz H udio IO MHz uper I/O T MHz iff Pair PI Express Mhz iff Pair PI Express x lot PI Express Mhz iff Pair RTL/ FOXONN PE lock istribution M ize ocument Number Rev Monday, ugust, ate: heet of

4 TX P/.V uper I/O R hannel Vdd (ore)=.v Ivdd(Max)=.(per channel) Vtt (ore).v Ivterm(Max)=m (per channel) R hannel Vdd (ore)=.v Ivdd(Max)=.(per channel) V V VUL Icc(Max)=.(,) m() ingle Phase witch V to.v Ivdd(Max)= Ivdd(Max)=m() LO.V to.v Ivterm(Max)=. V VR. witching Phase Linear.V to.v Proceessor Vccp (PU Vcore) Voltage=.~.V Icc(Max)= -Phases withing.v F Vtt=. Eaglelake MH F_Vtt.V F Vtt Icc(Max)=..V VM.V V_MLK.V Icc(Max)=m.V Icc(Max)=m().V Icc(Max)=m() U. Ports +V UL=(, ) +V UL=m() P +V UL=m(, ) +V UL=m() V V VUL Icc(Max)=.(,) m() Vtt (ore).v Ivterm(Max)=m (per channel) MH.V. witching Vcore (ore Logic).V Icc(Max)=.(Integrated).V (MI&PIe) V_EXP..V V_L. PI Express X slot () +V=..V Icc(Max)=.(wake) Icc(Max)=.(no wake) V H odec Vcc V Icc(Max)=m Vcc.V Icc(Max)=m LO V to V.V V Linear.V to.v V_PV_IH Linear.V to.v V_PV_IH. RT attery V_TY to...v V_ m.v V_.m IH.V VMI m.v V_PU_IO m.v (ore) V_..V (U &T) V_..V (PIe)V_..V VLN_ m RT=u.V VccL_ m.v VccU_ m.v VccLN (/) m.v VccUH m.v V_ m V +.V= PI Express X Per slot () +V=..V Icc(Max)=.(wake) Icc(Max)=.(no wake) +.V= PI lot -V Icc(Max)=. V Icc(Max)=.V Icc(Max)=. V Icc(Max)=..V Icc(Max)=.(wake) Icc(Max)=.(no wake) -V.V.V VccLN_ m.v VccH m oazman be Lan.V TY IO LE.m.V NLO.m.V Internal. to. VR core.m JT K Vdd (ore).v Ivdd(Max)=m FOXONN PE Power elivery Map M ize ocument Number Rev Monday, ugust, ate: heet of

5 FOXONN PE Platform equence M ize ocument Number Rev Monday, ugust, ate: heet of

6 PU L processor PU_PWR PURT# TX Power PWR_P P_ON# Translation ircuitry PWR_V PWROK MH PURT# Eaglelake RTIN# uffer RT# PI-E X uffer RT# PI-E X lot IH_PWR lot PLTRT# uffer RT# TPM. Front Panel PWROK IH PIRT# RT# PI lot FR_RT Y_REET# W_ON PWRTN# LP_# RMRT# _RT# RIN# RT# H udio Power on/off circuit RT# KRT RMRT# uper IO LP_# PIN POUT# RMRT circuit FOXONN PE Reset Map M ize ocument Number Rev Monday, ugust, ate: heet of

7 V_Y V_ L L F Ohm F Ohm V_LK V_LK uf.uf.uf.uf.uf.uf.uf.uf.uf.uf.uf EL Pin Hi: pin&pin selects OT Mhz Low:pin&pin selects PIEX. K_M_IH R V_LK R.K V_LK_REF_ X XTL.MHz pf pf Place near lock generator near pin V_LK EL_TOP: latched input to select pin functionality = elects pin / to be PI_TOP#/PU_TOP# = elects pin / to be PIEX outputs R LK_TURO LK_TURO #REFE #REFE OPPER OPPER M_T_MIN,, M_LK_MIN,, Please close to each power pin K_M_PI K_M_PI R R M_PI M_PI.K EL_PI_TOP I_FEL M_P_PU M_N_PU V_LK R R V_LK K_M_P_PU K_M_N_PU PI-E x (lot) PI-E JMicron K_M_IH K_M_TPM K_M_IO K_M_IH K_M_IO K_M_P_MH K_M_N_MH K_T_M_P_IH K_T_M_N_IH K_PWR K_PE_M_P_PORT_ K_PE_M_N_PORT_ check value??? R R R R R RN Ohm R R R I_FEL I_FEL EL_ M_P_MH M_N_MH T_M_P_IH T_M_N_IH PE_M_P_PORT PE_M_N_PORT V_LK U N FL/PILK_X PILK_X EL_TOP/PILK_X FL/PILK_X VPI PILK_X PILK_X V FL/U_ EL_#/_Mhz N OTT_LR/PIeT_LR OT_LR/PIe_LR N TLKT_LR TLK_LR VT N Vtt_Pwrd/P#/WOL_TOP# PIeT_LR PIe_LR PILK_X N O_ O_ REF/EL N X X VREF T LK N PUT_L PU_L VPU ILPR N PIeT_LR PIe_LR V PIeT_LR PIe_LR N V PIeT_LR PIe_LR PIeT_LR PIe_LR N PIe_LR PIeT_LR PIe_LR PIeT_LR PIe_LR PUT_LF PU_LF REET_IN#/REET# RLTH N.Mhz V N Mhz V V N PIeT_LR PIe_LR PIeT_LR/PU_TOP# PIe_LR/PI_TOP# N PIeT_LR R.K M_P_MH R M_N_MH R V_LK_REF_ V_Y V_LK_REF_ L V_LK R K R K R K_PU_TOP K_PI_TOP K_M_P_MH K_M_N_MH FP_RTJ,, LP_J, lose to pin, F Ohm.uF.uF PI-E x lot High: MHZ Low: MHz EL_ R.K R.K V_LK V_LK internal pull-up resistor internal pull-down resistor REET pin is.v tolerant Mus ddress :- ILPRHKLF-T PE_M_P_LN PE_M_N_LN REFLK_P_MH REFLK_N_MH PE_M_N_MH PE_M_P_MH PE_M_N_IH PE_M_P_IH PE_M_N_PORT PE_M_P_PORT RN RN Ohm Ohm R R K_PE_M_P_LN K_PE_M_N_LN K_REFLK_P_MH K_REFLK_N_MH K_PE_M_N_MH K_PE_M_P_MH K_MI_N_IH K_MI_P_IH K_PE_M_N_PORT K_PE_M_P_PORT LK_TURO R.K LK_TURO R.K F_VTT RN FEL FEL FEL ouble check??? Ohm K_M_TPM K_M_IO K_M_IH K_M_PI K_M_IO K_M_IH K_M_IH K_M_PI FEL R I_FEL R.K To LK en. From PU R.K H_FEL FEL FEL R K Q MMT--F E I_FEL R.K FEL, I_FEL R.K FEL, I_FEL R.K FEL, EL TLE F_ F_ F_ F Frequency MHz() MHz() MHz() MHz() MHz() pf pf pf dd for EMI pf pf pf pf pf EMI P. FOXONN PE K locken M ize ocument Number Rev Monday, ugust, ate: heet of

8 V V pf V, ch pf V,NPO, VR rh VR rh +/-% rh rh P_V_ENE P ENE R Ohm +/-% V.nF V, ch XR, V.nF V, ch VR +/-% rh VR +/-% rh, P_VRM_ VI VI VI VI VI VI VI VI PI# PI# VP R Ohm +/-%.uf ch.uf ch V_ VTT_OUT_RIHT R +/-%.uf R.KOhm U EN_PWR EN_PWR VR_RY VI VI VI VI VI VI VI R PI#_VRM VI PI# R K.nF #VR#VR +/-% #V#V V, XR, OMP +/-% pf OMP #V#V V, NPO, F F pf R Ohm V, NPO, R.K VIFF VIFF +/-% #VR#VR +/-% #VR#VR R VEN VEN nf RN RN IMON IMON #VR#VR R R T KOhm +/-% K rh nf ch R rh K REF REF F F R R K +/-% KOhm rh +/-% N V EN_VTT PWM IEN+ IEN- PWM IEN+ IEN- PWM IEN+ IEN- VR_FN VR_HOT TM OF TOMP ILRZ-T PWM PWM IEN+ R Ohm IEN IEN+ IEN- IEN-.uF PHE R.K +/-%.uf +/-% pf #VR#VR PWM IEN+ R Ohm IEN IEN-.uF PHE R.K +/-%.uf +/-% pf #VR#VR PWM IEN+ R Ohm IEN IEN-.uF PHE +/-% R.K.uF +/-% pf #VR#VR VR.K rh VR.k Ohm V_VRM V_Y R K +/-% R. V_ uf V, YV, +/-% VTT_PWR,.uF.V, YV, +%/-% V_ R V_V_ HPURTJ,, R R.K TM +/-% TOMP R R R K K.uF T R VR.K rh VR.k Ohm V_VRM. H PWM H PWM R. uf. PWM R U UTE OOT PWM N R U UTE OOT PWM N VR.K rh VR.k Ohm U ILZ-T PV V PWM N PHE PV V LTE ILZ-T PHE PV V LTE ILZ OOT V_VRM L V_VRM L. UTE PHE LTE.uF V, XR, +/-%.uf V, XR, +/-% R.uF V, XR, +/-% R. H L R. uf R. uf R. R. R K R K R K Q O Q O Q O VIN VIN VIN Q O Q O Q O Q O.uF V, YV, +%/-% L R. hoke nh uf uf uf uf.uf V, YV, +%/-%.V, XR, +/-%.V, XR, +/-%.V, XR, +/-%.V, XR, +/-% Q O L uf uf uf uf R hoke nh..v, XR, +/-%.V, XR, +/-%.V, XR, +/-%.V, XR, +/-% Q O nf V, XR, +/-% PHE IEN uf uf uf uf.v, XR, +/-%.V, XR, +/-% VP R. hoke nh E uf E E uf uf +/-% +/-% +/-% nf V, XR, +/-% PHE IEN E uf E uf E uf +/-% +/-% +/-%.uf V, YV, +%/-% L nf V, XR, +/-% PHE IEN E E uf uf +/-% +/-%.V, XR, +/-%.V, XR, +/-% V_Y V_Y Q V IO PI#_VRM uf uf uf.v, XR, +/-%.V, XR, +/-%.V, XR, +/-% R K R K.uF ch OI PI# uf uf uf HPURTJ R.KOhm +/-% uf ch E E Q Q MMT--F MMT--F N VTR R K V_Y PWR V_VRM.V, XR, +/-%.V, XR, +/-%.V, XR, +/-% uf uf V,+/-% V,+/-% E Q Q MMT--F E R K HPURTJ Input L circuit dd PI control circuit for Wolfdale and Yorkfield PU. Header_X L.uH@KHz.uF V, YV, +%/-% L.uH@KHz E uf +/-% E uf +/-% E uf +/-% VIN E uf +/-% FOXONN PE VR.-ILRZ-T M ize ocument Number Rev Monday, ugust, ate: heet of

9 HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HIJ HTNJ HTPJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HIJ HTNJ HTPJ F F E E F F E F F E U # # # # # # # # # # # # # # # # I# TN# TP# # # # # # # # # # # # # # # # # I# TN# TP# OF # # E # E # # # F # F # E # E # F # E # F # # E # # I# TN# TP# # # # # # # # # # # # # # # # # I# TN# TP# HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HIJ HTNJ HTPJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HIJ HTNJ HTPJ HJ[..] HJ[..] HJ[..] HJ[..] HREQJ[..] HJ[..] HJ[..] HJ L HJ P HJ M HJ L HJ M HJ R HJ T HJ U HJ T HJ U HJ U HJ V HJ V HJ W TP_PU_N TP N TP_PU_P TP P HREQJ K HREQJ J HREQJ M HREQJ K HREQJ J HTJ R HJ HJ W HJ Y HJ Y HJ HJ HJ HJ HJ HJ HJ F HJ F HJ HJ HJ HJ H HJ H HJ J HJ J TP_PU_ TP TP_PU_E TP E HTJ U OF # # # NR# # HIT# # F H # PRI# # Y# # RY# # HITM# E # IERR# # INIT# P # LOK# # TRY# E # F # EFER# RV F RV F U REQ# F U REQ# REQ# R# F REQ# PM# REQ# PM# T# PM# PM# TETHI_ H # # F J # F H # F H # F J # # TLREF H # TLREF H # TLREF F # TLREF # # F E # F H # # # REET# # # R# # R# F RV R# RV T# HJ HNRJ TP_PU_H HITJ TP HPRIJ HYJ HRYJ HITMJ HIERRJ INITJ HLOKJ TP_PU_ HTRYJ TP TP_PU_ HEFERJ TP TP_PU_U TP TP_PU_U TP HRJ PMJ HRJ, PMJ PMJ PMJ PMJ PMJ PMJ TETHI_ PMJ TETHI_ TP_PU_J TP TP_PU_H TP TP_PU_H TP TP_PU_J TP PU_TLREF PU_TLREF PU_TLREF PU_TLREF TP_PU_E TP TP_PU_H TP HPURTJ,, HRJ HRJ HRJ ocket-intelprescottpu ocket-intelprescottpu VTT_OUT_RIHT R. Ohm +/-% PU_TLREF_IVIER R uf Ohm +/-% V, YV, +%/-% TLREF voltage should be.vtt mils width, mils spacing divider should be within." of the TLREF pin.nf caps should be placed near PU pin place series resistor as close to divider R PU_TLREF pf V, NPO, VTT_OUT_LEFT R. Ohm +/-% PU_TLREF_IVIER R uf Ohm +/-% V, YV, +%/-% R PU_TLREF pf V, NPO, Reserved for PU_TLREF djusting(ouble check) IH_PIO is O output PU_TLREF_TRL V_ R K R K E V_Y R K Q MMT--F Q N R.KOhm +/-% R PU_TLREF_IVIER VTT_OUT_LEFT R. Ohm +/-% R VTT_OUT_RIHT R. +/-% R Old: P(PU_TLREF_TRL) is used as funcitonal strap.. The status is Low during Reset.. The status is High after Reset. New: IH_PIO: efault PO, ore Power V_Y R PU_TLREF_IVIER PU_TLREF_IVIER uf R Ohm +/-% V, YV, +%/-% R PU_TLREF pf V, NPO, PU_TLREF_IVIER R uf Ohm +/-% V, YV, +%/-% R PU_TLREF pf V, NPO, PU_TLREF_TRL V_Y R K R K R K Q MMT--F E Q N R +/-% FOXONN PE L - M ize ocument Number Rev Monday, ugust, ate: heet of

10 VTT_OUT_RIHT RN VI VI VI VI VI VI VI VI R R R R R R R R Power team update // RN VI VI VI VI VI VI VI VI P_V_ENE P ENE, MIJ MJ FERRJ INTR NMI INNEJ TPLKJ VI VI VI VI VI VI VI VI THERM THERM PEI HV H HVIOPLL HVPLL K_M_P_PU K_M_N_PU R PU_KTO# TP TP TP tuff it will only support onroe and future processor R R VI_ELET TP_PU_L TP_PU_L TP_PU_L M_I M_I R Ohm PU_OOT P K R K L N M M L M L K L M M N F E L K N N N N L L L V W Y U MI# M# FERR#/PE# LINT LINT INNE# TPLK# V VIOPLL V_PLL VI VI VI VI VI VI VI VI VI_ELET LK LK KTO# PEI THERM THERM V_ENE _ENE V_M_RE _M_RE VP VREL MI MI OOTELET ocket-intelprescottpu OF TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ F PLP# LP# TI_M TO_M PWROO PROHOT# THERMTRIP# OMP OMP OMP OMP F PRTP# F F OMP RV RV RV RV RV RV RV RV RV RV RV RV RV RV F F F F F F F W F F K P L W U N L M T R J T Y E F H N E E F V E E E J F E TETHI_ TETHI_ TETHI FOREPHJ TETHI_M PU_PWR PROHOTJ H_THERMTRIPJ HOMP HOMP HOMP HOMP HOMP PM_PRTP# HOMP HOMP TP_PU_F TP_PU_ TP_PU_H TP_PU_N TP_PU_E TP_PU_ TP_PU_ TP_PU_E TP_PU_F TP_PU_V TP_PU_E TP_PU_ TP_PU_E TP_PU_ TP_PU_ TP_PU_E TP_PU_ TP_PU_J TP_PU_F TP_PU_E FOREPHJ PLP# PM_LP, PU_PWR R PM_PRTP#, PI# TP TP TP TP TP TP TP TP TP TP TP TP TP TP TP TP R K R K R Ohm R K PROHOTJ THERMTRIPJ If not used, pull up through to k ohm to vtt_out_right or ground respectively,i.e reserved the termination circuit U OF HTK E HTI TK VTT HTO TI VTT F HTM TO VTT HTRTJ TM VTT TRT# VTT VTT HPMJ VTT J HPMJ PM# VTT J HPMJ PM# VTT HPMJ PM# VTT HPMJ PM# VTT F HPMJ PM# VTT PM# VTT FP_RTJ VTT,, FP_RTJ R# VTT VTT K ITPLK VTT J ITPLK VTT FEL VTT, FEL FEL EL VTT, FEL H FEL EL VTT, FEL EL VTT VTT VTT F VTT_OUT_RIHT VTT_OUT_RIHT VTT_OUT_LEFT VTT_EL ocket-intelprescottpu R R R.uF V, YV, +%/-% HTO HTI HTM HTK HTRTJ R R VTT_OUT_RIHT F_VTT R TPE_V R VTT_PWR, VTT_OUT_RIHT VTT_OUT_LEFT M R P_VRM_, VTT_OUT_RIHT J VTT_OUT_LEFT F VTT_EL VTT_EL.uF.uF.uF V, XR, +/-% ouble check??? V, XR, +/-% V, XR, +/-% V_IH R HVPLL uf nf V, XR, +/-% V, YV, +%/-% F_VTT R R OhmTETHI_ OhmTETHI M_I M_I R R R R Ohm K E R Q MMT--F.uF V, YV, +%/-% VTT_PWR, placed near pin, within mils PLL upply Filter F_VTT VTT_OUT_RIHT R R HIERRJ HPURTJ R +/-% R +/-% HIERRJ HPURTJ,, FOREPHJ PROHOTJ R R Ohm Ohm OM Note:.tuff R for W YORKFIEL support.tuff R for W ONROE/WOLFLE support.empty Q for VTT tool test.reserve R and R for PU support before ONROE R. +/-% PI# L L uh L L uh R. +/-% R HOMP VI_ELET VTT_OUT_RIHT VTT_OUT_LEFT HVIOPLL VTT_OUT_LEFT R R Ohm Ohm HPMJ HPMJ HV E uf +/-% uf V, YV, +%/-% R R Ohm HRJ, PU_PWR RN HPMJ HPMJ HPMJ HPMJ RN PMJ PMJ PMJ PMJ R R R R Ohm Ohm Ohm Ohm PMJ PMJ PMJ PMJ H Notes:. ap. should be within." mils of the V and pins. V route should be parallel and next to route to minimize loop area. VIOPLL route should be parallel and next to route to minimize loop area. Min. mils trace from the filter to the processor pins. The inductors should be close to the cap. R R R R R Ohm Ohm Ohm Ohm Ohm TETHI_ PLP# TETHI_M PM_LP TETHI_ TETHI_ Reserve for Kentsfield PU support can be N for supporting only ore uo, ore Extreme, Wolfdale and Yorkfield family processors (have on-die filter) R. +/-% R. +/-% HOMP PM_PRTP# R. +/-% R. +/-% R. +/-% R. +/-% R. +/-% HOMP HOMP HOMP HOMP HOMP L - FOXONN PE M ize ocument Number Rev Monday, ugust, ate: heet of

11 VP VP VP ize ocument Number Rev ate: heet of FOXONN PE M Monday, ugust, L - ize ocument Number Rev ate: heet of FOXONN PE M Monday, ugust, L - ize ocument Number Rev ate: heet of FOXONN PE M Monday, ugust, L - U_ U_ U_ U_ OF U ocket-intelprescottpu OF U ocket-intelprescottpu H H H H H H J M H P V K P P M J W P J W P Y L L L Y L N N N P P E V R V V R V R E N V T V V T E R R R R R U R R P V P E F H E J E H V K L L M N N M N F E F H F F F F F F N N F F F N H P E E E T R J M V L F E F OF UF ocket-intelprescottpu OF UF ocket-intelprescottpu VP F VP F VP H VP J VP H VP H VP H VP VP L VP M VP J VP J VP T VP W VP J VP J VP VP L VP VP F VP Y VP K VP J VP M VP F VP J VP VP VP VP L VP VP W VP H VP N VP N VP J VP K VP F VP N VP F VP M VP K K N K E L K H F K H E L Y E L L K L N K K M M L L E H K L L J E E K J E N F E M N H H H H M E E J J F H H K E H H E H E M H J J F K J F K J F H K M F J F F L H L L M H L H E J K K M H H H H H OF UE ocket-intelprescottpu OF UE ocket-intelprescottpu VP VP K VP M VP E VP E VP W VP W VP W VP T VP Y VP L VP VP W VP Y VP N VP VP Y VP VP M VP U VP J VP VP M VP M VP VP VP J VP J VP T VP M VP F VP VP E VP N VP W VP U VP VP VP Y VP N VP N VP N VP N VP Y VP Y VP VP E VP E VP N VP V VP K VP E VP M VP E VP VP E VP M VP K VP M VP N VP T VP VP N VP E VP W VP VP M VP N VP VP J VP M VP M VP M VP L VP U VP Y VP J VP VP U VP M VP VP N VP M VP U VP K VP U VP K VP VP K VP H VP H VP K VP H VP T VP M VP M VP E VP Y VP K VP K VP VP J VP T VP VP M VP J VP U VP L VP VP J VP J VP H VP J VP VP J VP J VP H VP H VP W VP L VP N VP H VP U VP T VP R VP K VP N VP VP K VP J VP J VP VP N VP H VP F VP L VP J VP J VP J VP VP K VP F VP VP M VP F VP K VP VP J VP M VP L VP J VP K VP L VP N VP H VP L VP J VP K VP VP N VP L VP J VP H VP J VP J VP K VP P VP K VP L VP M VP T VP N VP H VP L VP N VP J VP U VP J VP T VP K VP N VP VP N U_ U_ U_RM PU RM U_RM PU RM U_ U_

12 HJ[..] HJ[..] HJ[..] U OF HJ L HJ HJ F F F L HJ HJ F F J HJ HJ F F F HJ HJ F F H HJ HJ F F E L HJ HJ F F L HJ HJ F F N HJ HJ F F N HJ HJ F F N HJ HJ F F F J HJ HJ F F N HJ EXP_RXP HJ F F HJ EXP_RXP M EXP_RXN HJ F F HJ EXP_RXN R EXP_RXP HJ F F HJ EXP_RXP T EXP_RXN HJ F F HJ EXP_RXN R EXP_RXP HJ F F HJ EXP_RXP R EXP_RXN HJ F F E HJ EXP_RXN R EXP_RXP HJ F F J HJ EXP_RXP R EXP_RXN HJ F F H HJ EXP_RXN U EXP_RXP HJ F F F HJ EXP_RXP T EXP_RXN HJ F F HJ EXP_RXN U EXP_RXP HJ F F J HJ EXP_RXP U EXP_RXN HJ F F L HJ EXP_RXN T EXP_RXP HJ F F HJ EXP_RXP Y EXP_RXN HJ F F L HJ EXP_RXN U EXP_RXP HJ F F M HJ EXP_RXP EXP_RXN HJ F F M HJ EXP_RXN U EXP_RXP HJ F F J HJ EXP_RXP Y EXP_RXN HJ F F HJ EXP_RXN Y EXP_RXP HJ F F K HJ EXP_RXP Y EXP_RXN HJ F F M HJ EXP_RXN EXP_RXP HJ F F HJ EXP_RXP EXP_RXN F F J HJ EXP_RXN EXP_RXP F F HJ EXP_RXP EXP_RXN HREQJ[..] HREQJ F H HJ EXP_RXN EXP_RXP HREQJ F_REQ_ F L HJ EXP_RXP K EXP_RXN HREQJ F_REQ_ F K HJ EXP_RXN J EXP_RXP HREQJ F_REQ_ F L HJ EXP_RXP EXP_RXN HREQJ F_REQ_ F J HJ EXP_RXN EXP_RXP F_REQ_ F M HJ EXP_RXP EXP_RXN F H HJ EXP_RXN EXP_RXP HTJ J F_T_ F F HJ EXP_RXP EXP_RXN HTJ T F_T_ F F HJ EXP_RXN F HJ MI_RXP HTPJ F_TP_ F H HJ MI_RXP MI_RXN HTNJ HIJ F_TN_ F L HJ MI_RXN MI_RXP HIJ F_INV_ F J HJ MI_RXP MI_RXN HTPJ K F_TP_ F N HJ MI_RXN MI_RXP HTNJ J HIJ F_TN_ F HJ MI_RXP MI_RXN HIJ F F_INV_ F HJ MI_RXN MI_RXP HTPJ J F_TP_ F F HJ MI_RXP MI_RXN HTNJ K HIJ F_TN_ F HJ MI_RXN HIJ F F_INV_ F HJ HTPJ F_TP_ F HJ HTNJ HIJ F_TN_ F HJ HIJ F_INV_ F K_PE_M_P_MH HJ F K_PE_M_N_MH HJ HJ J F_ F F HJ R HTRYJ L F_TRY F HJ, VO_TRLT R HRYJ J F_RY F HJ, VO_TRLLK HEFERJ F_EFER F HJ TP_MH_ HITMJ K F_HITM F TP HJ TP_MH_ HITJ H F_HIT F E TP HJ HLOKJ H F_LOK F, HRJ L F_REQ HNRJ J F_NR HWIN HPRIJ H F_PRI F_WIN HROMP HYJ H F_Y F_ROMP HRJ F_R_ MH_TLREF HRJ L F_R_ F_VREF HRJ F_R_ F_VREF,, HPURTJ F_PURT K_M_P_MH TP_MH_N HPL_LKINP P TP N RV_ HPL_LKINN P K_M_N_MH F F H J J L L N N N N R R R R U U U U R P E E E E F F E J U PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ MI_RXP_ MI_RXN_ MI_RXP_ MI_RXN_ MI_RXP_ MI_RXN_ MI_RXP_ MI_RXN_ EXP_LKP EXP_LKN VO_TRLT VO_TRLLK RV_ RV_ Eaglelake-Q PIE MI OF PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ PE_TXP_ PE_TXN_ MI_TXP_ MI_TXN_ MI_TXP_ MI_TXN_ MI_TXP_ MI_TXN_ MI_TXP_ MI_TXN_ EXP_ROMPO EXP_OMPI EXP_IOMPO EXP_RI H J K K L P M T R U V W V Y E E F F Y Y Y TL confidentiality enable: = Enable TL = isable TL Note: For platforms that do not support Intel MT,no action is needed. update: Ref spec update. EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN MI_TXP MI_TXN MI_TXP MI_TXN MI_TXP MI_TXN MI_TXP MI_TXN MH_EXP_OMP MH_EXP_RI oncurrent VO and PI Express: = Only VO or PI Express is operational. = oth VO and PI Express are operating EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN MI_TXP MI_TXN MI_TXP MI_TXN MI_TXP MI_TXN MI_TXP MI_TXN R. +/-% R R K V_MH Ohm +/-% TP TP TP Enable TP TL TP TP L_T L_LK L_RT R K TP TP TP TP TP TP TP TP TP TP TP TP TP TP TP H_FEL H_FEL H_FEL TP_LLZTET TP_XORTET TP_MH_K EXP_LR TP_MH_ EXP_M ITPM_EN TP_MH_M TL TP_MH_ TP_MH_J TP_MH_J TP_MH_J TP_MH_F L_T L_LK L_VREF_MH L_RT PWR_V TP_MH_R TP_MH_N TP_MH_N TP_MH_N TP_MH_R TP_MH_U TP_MH_R TP_MH_T TP_MH_T TP_MH_ TP_MH_ TP_MH_ TP_MH_E TP_MH_E TP_MH_L TP_MH_L F P M N K F H L M J J M J J F Y Y N W N R N N N R R U U R R T T E E L L PI Express tatic Lane Reversal: = MH PI Express lane numbers are reversed (TX) = Normal operation (TX) UE EL EL EL LLZTET XORTET RV_ EXP_LR RV_ EXP_M ITPM_ENLE RV_ EN NTET RV_ RV_ RV_ RV_ ULX_ENLE L_T L_LK L_VREF L_RT L_PWROK JT_TI JT_TO JT_TK JT_TM RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ Eaglelake-Q V MI OF RT_HYN RT_VYN RT_RE RT_REEN RT_LUE RT_IRTN RT T RT LK _IREF PL_REFLKINP PL_REFLKINN PL_REFLKINP PL_REFLKINN RTIN PWROK IH_YN H_LK H_RT H_I H_O H_YN P_TRLLK P_TRLT LP PRTP N N N N N N N N N N N N N N N F L M E N R K U V U V U J F P P N E E K N W W R U _REFET K_M_P_MH K_M_N_MH K_REFLK_P_MH K_REFLK_N_MH PWR_V IH_YNJ stuff for NO HMI P_TRLLK P_TRLT V_HYN V_VYN Follow up. R R +/ -% +/ -% _T _LK PM_LP, PM_PRTP#, K_M_P_MH K_M_N_MH K_REFLK_P_MH K_REFLK_N_MH PLTRTJ,, PWR_V,,,, IH_YNJ V_Y R R.K.K el circuit for HMI RE REEN LUE R +/ -% Placed close to MH within mils P_TRLLK P_TRLT Eaglelake-Q el Non-raphic sku pull down components. V_Y V_Y R.K R.K F_VTT F_VTT _LK _T R +/-% R Ohm +/-% R. +/-%.uf V, YV, +%/-% HWIN R. Ohm +/-% R uf Ohm +/-% V, YV, +%/-% R. +/-% MH_TLREF pf V, NPO,, FEL R K H_FEL placed close to MH within mils mils width mils spacing to static signals mils spacing to toppling signals R.KOhm _REFET +/-% PE_PIN TP_MH_L R R R K K V_Y K TP_MH_K TP_MH_K HWIN voltage should be.f_vtt mils width, mils spacing max. inches long TLREF voltage should be.vtt =.V mils width, mils spacing divider should be within." of the TLREF pin pf caps should be placed near MH pin place series resistor as close to divider Resistor and apacitor next to each other,, FEL FEL R R K K H_FEL H_FEL H_FEL H_FEL R TX: TX: pop K EXP_LR R R R K K K TP_MH_J TP_MH_J TP_MH_F x PE port ifurcation: = x PIe Ports Enabled = x PIe Port Enabled HROMP R. +/-% V_Y R K ITPM_EN mils width, mils spacing max. mils on mils in breakout, max mils V_MH_L R K +/-%.V L_VREF_MH EXP_PRNT R K R EXP_M MH Enable trap : Enable TPM : isable TPM Update: Ref to spec update WT R +/-% heck. user=ohm?????.uf V, YV, +%/-% min. mils width mils spacing mils min. for max. of mils in breakout FOXONN PE Eaglelake -MH - M ize ocument Number Rev Monday, ugust, ate: heet of

13 U OF U OF, M_M_[..] M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_, M_WE_J, M J, M_R_J M M M, M [..], M J, M J, M_KE_[..] M_KE_ M_KE_, M_OT_[..] M_OT_ M_OT_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ Note: For a single IMM per channel implementation, the following second IMM specific system memory signals should be tested pointed. K/K[:] - R lock Pairs K/K[ and ] - hannel R lock Pairs K/K[ and ] - hannel R lock Pairs [:] KE[:] OT[:] Y W M W U V V Y U R U M Y R M R L Y W Y U V U T T R W Y R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R WE R R R R R R R R R R R KE_ R KE_ R KE_ R KE_ R OT_ R OT_ R OT_ R OT_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ E Y E Y E R T V W Y V Y U T R U H H K L K L K H E E M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..], M_M_[..] M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_, M_WE_J, M J, M_R_J, M [..] M M M, M J, M J, M_KE_[..] M_KE_ M_KE_, M_OT_[..] M_OT_ M_OT_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ R R_RM_PWROK E Y E Y W V W W Y T U P P W V R T V R N N J K R M_ R Q_ R M_ R Q_ R M_ R M_ R M_ R M_ R Q_ R M_ R Q_ R M_ R Q_ R M_ R Q_ R M_ R Q_ R M_ R Q_ R M_ R Q_ R M_ R Q_ R M_ R M_ R Q_ R M_ R Q_ R M_ R WE R R Q_ R R R Q_ R Q_ R R Q_ R R Q_ R R Q_ R Q_ R R Q_ R R R Q_ R R Q_ R M_ R KE_ R KE_ R Q_ R KE_ R Q_ R KE_ R Q_ R Q_ R OT_ R Q_ R OT_ R Q_ R OT_ R Q_ R OT_ R Q_ R K_ R Q_ R K_ R Q_ R K_ R M_ R K_ R K_ R Q_ R K_ R Q_ R K_ R Q_ R K_ R Q_ R K_ R Q_ R K_ R Q_ R K_ R Q_ R K_ R Q_ R Q_ R Q_ R R M_ R M R WE R Q_ R OT R Q_ R RM_PWROK R Q_ R_RMRT R Q_ R Q_ R Q_ R Q_ R Q_ RV_ RV_ R Q_ RV_ R Q_ RV_ R M_ W W Y V W U U U W Y T U R Y P W T U W P U R R U Y V R V P W T N U T V T V U V W R P R R R U R U N N V W U U K L L M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] R_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ F F F F Y Y W W Y Y T T T V U R P V V R R M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] MH_R_VREF MH_R_RP MH_R_RPU MH_R_P MH_R_PU Y R_VREF R_RP R_RPU R_P R_PU R_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ L L K J N N K L F F J J J F E K J F E E E M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] Eaglelake-Q Eaglelake-Q V_TR RII ompensation roup ignals R K +/-% R K +/-% MH_R_VREF.uF V, YV, +%/-% V_TR R. +/-% R. +/-%.uf V, YV, +%/-% MH_R_RP MH_R_RPU width mils, spacing mils mils width/spacing minimum for max. of mils in MH break-out area Placed close to MH pin R OhmMH_R_P +/-% V_TR R. +/-%.uf V, YV, +%/-% MH_R_PU FOXONN PE Eaglelake -MH - M ize ocument Number Rev Monday, ugust, ate: heet of

14 V_MH V_PIEXPRE V_IH V_Y V_MH V_MH V_MH heck footprint??? L For layout, change it from V_MH_L to V_MH. L L F Ohm F Ohm L For layout, change it from V_MH_L to V_MH. L L.uH +/-% VQ_RT is very sensitive to low frequency noise (noise below MHz). R V_IH R. +/-% R. +/-% E uf uf V, YV, +%/-%.V, +/-% nh +/-% L uh +/-% L uh +/-% uf V, YV, +%/-% R R VQ_RT V_ V_HPLL V_MPLL (m)minvout VQ_RT..V R V_EXP uf V, YV, +%/-% (m)minvout V_.V tuff for Non-raphic sku (m)(mvpp)minvout V_HPLL >.V (m)(mvpp)minvout V_MPLL >.V R R L F Ohm.uF.V, YV, +%/-% R R R (m)minvout V_EXP.V V_MH_L #REFE V_Y OPPER (m)(mvpp)minvout VPLL_EXP.V /VPLL_EXP V_PLL uf.uf V, YV, +%/-% V, YV, +%/-%.V, XR, +/-% uf V, YV, +%/-%.uf V_MH_L V_PLL V_HPLL V_PLL V_HPLL V_MPLL V_PLL V_PLL V_H.uF V_ V, YV, +%/-% V_EXP VQ_RT (m)(mvpp)minvout V_PLL VPLL_EXP.V /VPLL_EXP uf.uf V, YV, +%/-% V, YV, +%/-% E E F J K L M M M M M M M M M M Y Y P P Y E F J J K K K K U E R U V_IH V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ VPLL_EXP V_HPLL VPLL_EXP V_HPLL V_MPLL V_PLL V_PLL V_ V_H V V V_EXP VQ_RT Eaglelake-Q R POWER V_H OF V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_KR_ V_KR_ V_KR_ V_KR_ VML_R VVRM_EXP R If HMI is not supported,v_h should be shorted to N K K K K K K K K K L L L L L L L L L L L L L L L L L L L L L L L L L M M M J K J J Y Y W P T V Y E E E E K L L M M.uF.V, XR, +/-% V_MH_L V_TR VML_R VVRM_EXP Place these parts close to V_KR ballout in MH backside (m)minvout V_MLK.V.uH V_TR V_KR.uF R R V, YV, +%/-% K K K uf.v,xr,+/-% L nh R R V_MH_L V_MH L L uh +/-% K K V_IH INT VRM ILE: VVRM_EXP --->.V INT VRM ENLE: VVRM_EXP --->.V for better PIe en performance??? refer to EL update summary UF V_MH V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ E V_ E V_ E V_ E V_ E V_ E V_ E V_ E V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_ V_ V_ V_ V_ V_ V_ V_ J V_ J V_ J V_ J V_ J V_ J V_ R V_ R V_ R V_ R V_ T V_ T V_ T V_ T V_ T V_ T V_ U V_ U V_ U V_ U V_ U V_ U V_ U V_ U V_ W V_ W V_ W V_ W V_ W V_ W V_ Y V_ Y V_ Y V_ Y V_ T V_ T V_ V_ F V_ F V_ H V_ L V_ P V_ V V_ POWER OF V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ VTT_F_ E E F F J J J J J J J J J K K K K K K K K U U W Y Y J J K K K E F F H H J J K K L L M M N N N P P P P R R R R R F_VTT uf V, YV, +%/-% m #REFE OPPER #REFE OPPER #REFE OPPER V_MH_L uf Place in V_MH_L plane (less than mils from the package) F_VTT.uF K uf uf.uf.uf V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% Place in F_VTT plane as close to the MH as possible (less than mils from the package) V_TR.uF.uF.uF.uF uf.uf V, YV, +%/-%.uf.v, YV, +%/-%.V, YV, +%/-%.V, YV, +%/-%.uf.uf.v, YV, +%/-%.V, YV, +%/-%.V, YV, +%/-%.V, YV, +%/-%.V, YV, +%/-%.V, YV, +%/-% onnect ground sides of caps with traces to N balls (less than mils from the package) L L uh +/-% E uf.v, +/-% V_PLL.uF V, YV, +%/-% (m)(mvpp)minvout V_PLL/>.V Eaglelake-Q V_MH L L uh +/-% E uf.v, +/-% V_PLL.uF V, YV, +%/-% V_MH_L K K V_MH V_MH uf uf uf uf uf uf uf uf uf uf uf uf K K K K K K K K K K K K V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% uf uf uf uf V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% Place these caps close to V_MH plane in MH backside FOXONN PE Eaglelake -MH - M ize ocument Number Rev Monday, ugust, ate: heet of

15 ize ocument Number Rev ate: heet of FOXONN PE M Monday, ugust, Eaglelake -MH - ize ocument Number Rev ate: heet of FOXONN PE M Monday, ugust, Eaglelake -MH - ize ocument Number Rev ate: heet of FOXONN PE M Monday, ugust, Eaglelake -MH - For MH heatsink hook N OF UJ Eaglelake-Q N OF UJ Eaglelake-Q _ E _ E _ F _ F _ E _ LIPN lip_p LIPN lip_p N OF UH N OF UH E _ E _ E _ E _ E _ E _ E _ E _ E _ E _ E _ E _ E _ F _ F _ F _ F _ F _ F _ F _ F _ F H _ H _ H _ J _ J _ J _ J _ J _ J _ K _ K _ K _ L _ L _ L _ N _ N _ N _ N _ N _ N _ N _ N _ N _ P _ P _ P _ P _ P _ P _ P _ R _ R _ R _ R _ R _ R _ R _ R _ R _ R _ R _ R _ T _ T _ T _ T _ T _ T _ T _ T _ U _ U _ U _ U _ U _ U _ U _ U _ V _ V _ V _ V _ V _ V _ V _ V _ V _ V _ V _ V _ W _ W _ W _ W _ W _ W _ W _ W _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ F _ J _ J LIPN lip_p LIPN lip_p U_ Heatsink U_ Heatsink N OF UI N OF UI _ E _ E _ E _ E _ E _ E _ E _ E E _ E _ E _ E _ F _ F _ F _ F _ F _ F H _ H _ H _ H _ H _ H _ H _ H _ H _ H _ H _ H _ H _ H _ H _ J _ J _ J _ J _ J _ J _ K _ K _ K _ K _ K _ K _ K _ K _ L _ L _ L _ U _ U _ U _ U _ U _ U _ U _ U _ U _ U _ U _ W _ W _ W _ L _ L _ L _ L _ L _ L _ L _ M _ M _ M _ M _ N _ N _ N _ N _ N _ N _ N _ N _ N _ N _ P _ P _ P _ P _ P _ R _ R _ R _ R _ R _ R _ R _ R _ R _ R _ R _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ U _ W _ W _ W _ W _ W _ W _ W _ W _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y

16 IMM,,, V_TR V_TR V_TR M [..],, M_LK_OPTION M_T_OPTION M_KE_[..] Place between h IMM II and h IMM E uf +/-% K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_, M_M_[..] M [..] el pcs EPs hange Place between MH and IMM uf hannel IMM.V high-frequency decoupling caps. place as close to IMM power pins as possible MVREF_ V, YV, +%/-%,,,,, M M M J M J M M J M_R_J M_WE_J V_TR VP M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_KE_ M_KE_ N_ N/TET N_ OT OT <> <> <> <> <> <> <> <> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# VQ VQ M/Q VQ N/Q# VQ VQ M/Q VQ N/Q# VQ VQ M/Q VQ N/Q# VQ VQ M/Q V N/Q# V V Q<> V Q<> V Q<> V Q<> V Q<> V Q<> V Q<> V Q<> V Q<> Q<> Q<> R Q<> R Q<> VP Q<> VREF Q<> L Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> KE Q<> KE Q<> Q<> Q<> Q<> # Q<> # Q<> Q<> K#/RFU Q<> K/RFU Q<> K#/RFU Q<> K/RFU Q<> K# Q<> K Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> /P Q<> Q<> Q<> Q<> Q<> Q<> / Q<> Q<> Q<> # Q<> R# Q<> WE# Q<> Q<> R II ONN,IMM,R II,.V,V/T,lue,/F,,IP- M_OT_[..], M_OT_ M_OT_ M_Q_J[..] M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_[..] M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_[..] M_T_[..] M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ V_TR R K +/-% MVREF_ R K.uF +/-% V, YV, +%/-% close to IMM pin Width mils minimum, pacing mils minimum. V_TR uf V, YV, +%/-% uf V, YV, +%/-% uf uf hannel IMM II.V high-frequency decoupling caps. place as close to IMM power pins as possible V, YV, +%/-% uf V, YV, +%/-% V, YV, +%/-% FOXONN PE R hannel IMM, M ize ocument Number Rev Monday, ugust, ate: heet of

17 IMM,,, V_TR M [..], hannel IMM.V high-frequency decoupling caps. place as close to IMM power pins as possible uf M_LK_OPTION M_T_OPTION M_KE_[..], V, YV, +%/-% K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_, M_M_[..] M [..] uf V, YV, +%/-% uf V, YV, +%/-%,,,,, uf V, YV, +%/-% MVREF_ M M M J M J M J M_R_J M_WE_J M V_TR VP M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_KE_ M_KE_ N_ N/TET N_ OT OT <> <> <> <> <> <> <> <> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# VQ VQ M/Q VQ N/Q# VQ VQ M/Q VQ N/Q# VQ VQ M/Q VQ N/Q# VQ VQ M/Q V N/Q# V V Q<> V Q<> V Q<> V Q<> V Q<> V Q<> V Q<> V Q<> V Q<> Q<> Q<> R Q<> R Q<> VP Q<> VREF Q<> L Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> KE Q<> KE Q<> Q<> Q<> Q<> # Q<> # Q<> Q<> K#/RFU Q<> K/RFU Q<> K#/RFU Q<> K/RFU Q<> K# Q<> K Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> /P Q<> Q<> Q<> Q<> Q<> Q<> / Q<> Q<> Q<> # Q<> R# Q<> WE# Q<> Q<> R II ONN,IMM,R II,.V,V/T,lue,/F,,IP- M_OT_ M_OT_ M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_OT_[..], M_Q_J[..] M_Q_[..] M_QM_[..] M_T_[..] V_TR R K +/-% MVREF_ R K.uF +/-% V, YV, +%/-% Placed close to IMM pin Width mils minimum, pacing mils minimum. V_TR uf V, YV, +%/-% uf V, YV, +%/-% uf hannel IMM II.V high-frequency decoupling caps. place as close to IMM power pins as possible V, YV, +%/-% uf V, YV, +%/-% FOXONN PE R hannel IMM, M ize ocument Number Rev Monday, ugust, ate: heet of

18 M_OT_[..], M_KE_[..], M [..], M_M_[..], M_KE_[..], M [..], M_M_[..], M_OT_[..], VTT_R VTT_R R M_M_ R R M_M_ M_M_ RN R R RN RN RN RN RN Ohm M_R_J M_WE_J M J M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M M_M_ M_M_ M_M_ M M_M_ M M_KE_ M_KE_ M_R_J, M_WE_J, M J, M_KE_, M_KE_, RN RN RN RN RN RN Ohm M M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M M_M_ M M_R_J M_WE_J M J M J M_OT_ M_OT_ M J M_R_J, M_WE_J, M J, M J, M_OT_, M_OT_, M J, VTT_R.uF.uF.uF.uF.uF.uF.uF V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% VTT_R V_TR hannel VTT_.V high-frequency decoupling caps. Place as close to termination resistors as possible.uf.uf.uf.uf.uf.uf.uf V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% RN Ohm M_OT_ M J M_OT_, M J, R R M_KE_ M_KE_ M_KE_, M_KE_, VTT_R V_TR R R M J M_OT_ M J, M_OT_,.uF.uF.uF.uF.uF.uF.uF.uF.uF.uF.uF.uF.uF.uF.uF.uF V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, V, +%/-% YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% VTT_R VTT_R VTT_R.uF.uF.uF.uF hannel VTT_.V high-frequency decoupling caps. Place as close to termination resistors as possible.v, XR, +/-%.V, XR, +/-%.V, XR, +/-%.V, XR, +/-% hannel VTT_.V Mid Range decoupling caps. Placed in termination Island hannel VTT_.V Mid Range decoupling caps. Placed in termination Island FOXONN PE RII Termination M ize ocument Number Rev Monday, ugust, ate: heet of

19 U_TE UL_TE R V_TE V_Y V_ual V_ heck??? V_UL_U Near IMM Q For EMI V Y V Y V_Y V Y V_Y Rear U Q O V_UL_R VULV_RV V_VIN V_TE V_UL_U U_TE Front U R V_TE Q V_Y O V_Y R.K R V_R Total: _R+._FVTT+._RVTT+_IH_V V_Y Note: Over voltage regulator summary:. LRPIE: can set the reference voltage by software. : Vref:.V--.V / steps(turbo, Turbo=) : Vrdf:.V--.V/ steps(turbo, Turbo=ohters). LR: can set the reference voltage by software. Vref:.V--.V / steps. PWMVRM,PWMVTT: Vref:.V--.V / steps el LP_# control method For VTT Power OP R, IO_RMRTJ VRT R,,,, PWR_V V_Y.K R R.KOhm +/-% L-F.uF V, XR, +/-% LP_J status MT non-mt V_Y TXPWR, TXPWR, P_ONJ, LP_J,,,, M_LK_REUME,,,, M_T_REUME LE VPIE_EN V_ VULV_RV V_TE U_TE UL_TE V_TR U VPIE_RV TXPWR R PON_R #REFE OPPER PON_R TXPWR nf V_Y VPIE_EN VULV_EN VULV_RV VTE UTE ULTE N RMRT# VT PWOK VV TURO# V Y Reserve for Power ompatibility Place close to Pin R. V Y VPIE_RV LR_RV LR_EN VV N P LR_EN VTT_R. V_PWM LR_RV LR_RV LR_EN FULT#/TURO# PWOKIN P_ONIN# # LK T PLE LE VREF VI_ VV VTT_PWM V_Y L uh@khz V_Y LR_RV LR_EN VI_EN VI_RV VTT_OP N VRM_UTE VRM_LTE V_PWM VRM_OP VRM_F OMP VTT_F FOX ONE VTT_PWM V Y V_Y.uF F_VTT R K VTT_OP FVTT_EN FVTT_RV VI => ONLY LR => T POWER LR => T POWER LR => T POWER VTT_PWR, VTT_R FVTT_RV.V LR_EN VPIE_RV VPIE_EN LR_RV F_VTT.??? V_TR R FVTT_EN +/-% Ohm R OhmNear PI +/-% F_VTT R.KOhm +/-% R R Q MMT--F K.V Near PI V_ore@ MH_ore_+IH_ore_+V_EXP_ Power equence.vcc_/vcc_ must power up before V_PU_IO or after V_PU_IO within.v..v_pu_io must power down before Vcc_/Vcc_ or after Vcc_ within.v. Note:Failure to meet the requirement could cause glitches on PU interface. V_TR F_VTT For.V, hange to Ohm. For.V, hange to KOhm. Q O V_IH VTT_EL N :.V.V:.V Vss :.V V_IH V_IH V_IH IH V. V_IH F_VTT V_MH RN K E uf +/-% RN E uf +/-%.uf K V, YV, +%/-% R Q O Q Q PNH E uf +/-% Q O PMN O E uf +/-% E uf +/-% L uh@khz.uf E uf +/-% Q MMT--F E E uf +/-% uf R K R K uf R K uf.uf V, YV, +%/-% E uf +/-%.uf R.K nf W R.uF uf V, YV, +/-% U VIN VNTL VNTL VNTL R KOhm VNTL +/-% VOUT REFEN N RT R KOhm +/-%.uf V, YV, +%/-% uf V, YV, +/-% L-F.uF V, YV, +%/-% E uf.uf +/-% V, YV, +%/-% VRM_UTE VRM_LTE V_PWM VRM_OP VRM_F VTT_OMP VTT_F.uF.uF V, YV, +%/-% V, YV, +%/-%.uf.v, XR, +/-% E R +/-% R E KOhm uf +/-% +/-%.uf R.KOhm +/-% R.KOhm +/-% uf Q Q PNH PNH uf.uf L-F L-F uf.uf.uf.uf RN E uf +/-% E uf +/-% VRM_UTE VRM_LTE Q R. R K O R K PWMVRM Vref:.V --.V/ steps VRM_F V_PHE VRM_OP V_TR R Q. uf E E E E uf uf uf uf +/-% +/-% +/-% +/-% V, YV, +%/-% O nf R nf V,XR,+/-% R.KOhm +/-% R.KOhm +/-% Near PI L.uH@KHz R..uF V, YV, +%/-% VTT_PWM U UTE OOT PWM N PHE PV V LTE ILZ-T PWMVTT Vref:.V --.V/ steps VTT_F.V VTT_OMP R uf.uf V, YV, +%/-% R K +/-%. R Q O K V_PHE Q O nf +/-%.nf R R KOhm +/-% R +/-% near PI R L R. Q nf O.uF uf E uf +/-% V, YV, +%/-% V, YV,+%~-% nf V,XR,+/-% K.uH@KHz uf V, YV, +%/-% VTT_OP E uf +/-% V_MH V_MH E E uf uf +/-% +/-% E uf +/-% Reserved for ore voltage request.. V_MH.uF.uF.uF uf uf PI Fox-One uf FOXONN PE M uf ize ocument Number Rev Monday, ugust, ate: heet of uf

20 FOXONN PE lank M ize ocument Number Rev ustom ate: Monday, ugust, heet of

21 L R RE RE V_Y.uF V, YV, +%/-% V_Y.uF V, YV, +%/-% EMI cap. for R layer change V_Y R routing. from MH to the first ohm resistor:. mils(min. mils spacing ). from the first ohm res. to the second ohm resistor: mils. from the second ohm resistor to connector: mils. spacing minimum mils, mils spacing is recommended. R,, should be length matched to mils, max. length is mils. R,, signals should be ground referenced R.K V_Y R.K Q V V_Y REEN Q V_Y V R.uF +/ -% V, YV, +%/-% REEN V_Y Q V R.uF V, YV, +%/-% +/ -% nh@mhz.pf V, NPO, +/-.pf L nh@mhz.pf V, NPO, +/-.pf L pf nh@mhz R.pF +/-.pf nh@mhz pf.pf +/-.pf R V_isplay L_RE L_REEN L_LUE V LK V_VYN V_HYN V T L F Ohm.uF uf V, YV, +%/-% V, YV, +%/-% V V L N N VYN I N HYN N N I R N _LK _T V_VYN V_HYN _LK _T R R Q N Q N Q V Q V V_Y R R R V LK pf R V T pf V_Y V_VYN V_HYN V_HYN LUE LUE V_Y Q V R.uF V, YV, +%/-% +/ -% Place one.uf decoupling cap near the E diodes nh@mhz.pf V, NPO, +/-.pf nh@mhz pf.pf +/-.pf The Ohm resistors near V connector and minimizing length to filter. The filters to V connector maximum distance mils. ONN-V Placed both Resistors close to MH Within mils W= mils, = mils from MH to connector V Q V_Y pf pf V_Y VI- onnector R K TM_N_VI KT KT TM_N_VI TM_N_VI KT OE# TM_P_VI KT KT TM_P_VI TM_P_VI KT Q KT KT R KT R K MUXEL K KT KT KT N V_Y KT KT U VI_LK V_isplay V_VI_ON EXP_TXP_VI_L TM_P_VI F KT L OE# KT KT PQFN F Ohm TM_LKP_VI VI_T EXP_TXP_VI EXP_TXN_VI_L TM_N_VI Fuse. EXP_TXN_VI KT.uF V, XR, +/-% IN_+ OUT_+ KT KT.uF V, XR, +/-% IN_- OUT_- KT uf.uf TM_LKN_VI KT KT.uF V, XR, +/-% EXP_TXP_VI_L TM_P_VI TM_HP_VI V_Y V_Y EXP_TXP_VI uf V, YV, +%/-% V, YV, +%/-%.uf V, XR, +/-% EXP_TXN_VI_L IN_+ OUT_+ KT TM_N_VI EXP_TXN_VI V, YV, +%/-% IN_- OUT_-.uF V, XR, +/-% EXP_TXP_VI_L TM_P_VI V_Y EXP_TXP_VI EXP_TXN_VI_L IN_+ OUT_+.uF V, XR, +/-% TM_N_VI EXP_TXN_VI IN_- OUT_-.uF.uF V, XR, +/-% EXP_TXP_VI_L TM_LKP_VI Q EXP_TXP_VI Q EXP_TXN_VI_L IN_+ OUT_+ V, YV, +%/-%.uf V, XR, +/-% TM_LKN_VI V V V_MH EXP_TXN_VI IN_- OUT_- Q V R HP_L V R VO TRLLK HP_OURE V K VO TRLT L_OURE V _OURE V V_Y V ONN_VI HP_W TM_HP_VI V VI_LK HP_INK V V_Y VI_T L_INK V Q _INK N R.K _EN _EN N.uF.uF R N.uF.uF uf K REXT N.uF.uF R Ohm +/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% uf R RT_EN# REXT N V, YV, +%/-% V, YV, +%/-% uf V_Y RT_EN# N V_Y P_ N R.V, XR, +/-%.V, XR, +/-% R.K P_ R P_ P_ N R.K P_ P_ N TM_P_VI pf TM_N_VI N_ N R N_ N THERML_P TM_P_VI R pf TM_N_VI R R Recommended Equalization: [P,P]=, d.k.k VI_LK Q TM_P_VI TM_N_VI V_Y R pf Q V_Y VO TRLLK IO VI_T VO TRLT IO V TM_LKP_VI R pf TM_LKN_VI V, V, YV, +%/-% V R.uF R V, YV, +%/-%.uf, VO_TRLLK VO_TRLLK OI, VO_TRLT VO_TRLT OI MUXEL V_Y V_Y N R R N VTR.K.K VTR VO TRLLK VO TRLT FOXONN PE V / VI- onnector M ize ocument Number Rev Monday, ugust, ate: heet of VI-

22 V_ V_Y V_Y PI-E_X V_Y V_Y PE_PIN,,,, M_LK_REUME,,,, M_T_REUME, WKEJ WKEJ V V RV N MLK MT N.V JT.VUX WKE# PRNT# V V N JT JT JT JT.V.V PWR IH PLTRTJ R P_TRLLK PE_PRNT IH PLTRTJ, Near connector IH PLTRTJ EXP_TXP_FX EXP_TXN_FX, VO_TRLLK.uF V, XR, +/-%.uf V, XR, +/-% VO_TRLLK EXP_TXP_FX_ EXP_TXN_FX_ KEY RV N HOP HON N PRNT_# N N REFLK+ REFLK- N HIP HIN N K_PE_M_P_PORT K_PE_M_N_PORT EXP_RXP EXP_RXN K_PE_M_P_PORT K_PE_M_N_PORT EXP_RXP EXP_RXN.uF V, YV, +%/-% EXP_TXP_FX EXP_TXN_FX EXP_TXP_FX EXP_TXN_FX EXP_TXP_FX EXP_TXN_FX VO_TRLT, VO_TRLT EXP_TXP EXP_TXP EXP_TXN EXP_TXN EXP_TXP EXP_TXP EXP_TXN EXP_TXN EXP_TXP EXP_TXP EXP_TXN EXP_TXN EXP_TXP EXP_TXP EXP_TXN EXP_TXN EXP_PRNT EXP_TXP EXP_TXP EXP_TXN EXP_TXN EXP_TXP EXP_TXP EXP_TXN EXP_TXN EXP_TXP EXP_TXP EXP_TXN EXP_TXN EXP_TXP EXP_TXP EXP_TXN EXP_TXN EXP_TXP EXP_TXP EXP_TXN EXP_TXN EXP_TXP EXP_TXP EXP_TXN EXP_TXN EXP_TXP EXP_TXP EXP_TXN EXP_TXN EXP_TXP EXP_TXP EXP_TXN EXP_TXN P_TRLT.uF V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-% R EXP_PRNT_.uF V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-% R EXP_TXP_FX_ EXP_TXN_FX_ EXP_TXP_FX_ EXP_TXN_FX_ EXP_TXP_FX_ EXP_TXN_FX_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ HOP HON N N HOP HON N N HOP HON N RV PRNT_# N HOP HON N N HOP HON N N HOP HON N N HOP HON N PRNT_# N HOP HON N N HOP HON N N HOP HON N N HOP HON N N HOP HON N N HOP HON N N HOP HON N N HOP HON N PRNT_# RV RV N HIP HIN N N HIP HIN N N HIP HIN N RV RV N HIP HIN N N HIP HIN N N HIP HIN N N HIP HIN N RV N HIP HIN N N HIP HIN N N HIP HIN N N HIP HIN N N HIP HIN N N HIP HIN N N HIP HIN N N HIP HIN N EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP_W EXP_RXN_W EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN PE_PIN PE_PRNT MUXEL V_Y uf.uf.uf.uf.uf.uf V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% R R,,,, PWR_V V_Y R K R R EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_RXP EXP_RXN MUXEL LE# R U V V V V V V V IN_+ IN_- IN_+ IN_- IN_+ IN_- IN_+ IN_- OUT+ OUT- X+ X- EL LE# N N N N N N PIPIE-ZFE TX_+ TX_- TX_+ TX_- TX_+ TX_- TX_+ TX_- _+ _- _+ _- _+ _- _+ _- RX_+ RX_- RX_+ RX_- UX+ UX- HP N N N N N N N_P EXP_TXN_FX EXP_TXP_FX EXP_TXN_FX EXP_TXP_FX EXP_TXN_FX EXP_TXP_FX EXP_TXN_FX EXP_TXP_FX EXP_TXN_VI EXP_TXP_VI EXP_TXN_VI EXP_TXP_VI EXP_TXN_VI EXP_TXP_VI EXP_TXN_VI EXP_TXP_VI EXP_RXP_W EXP_RXN_W HP_W lot-pie-x hange to another part. V_Y V_Y V_ E uf V, +/-%.uf V, YV, +%/-% E uf +/-%.uf V, YV, +%/-%.uf V, YV, +%/-% FOXONN PE PI-EX lot / enii witch M ize ocument Number Rev Monday, ugust, ate: heet of

23 V_Y To LN To PI-E x lot V_PE_IH K_MI_N_IH K_MI_P_IH MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP HI_N HI_P HI_N HI_P MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP HI_N HI_P HO_N HO_P HI_N HI_P HO_N HO_P R. MI_OMP_IH +/-% K_MI_N_IH K_MI_P_IH W W V V Y Y F E E E P P R R M M N N K K L L H H J J F F F F U U LL oupling caps. should be close to IH MIORXN MIORXP MIOTXN MIOTXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP U IH PERN_LN_RXN PERN_LN_RXP PERN_LN_TXN PERN_LN_TXP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP MIROMPO MIOMPI MILKN MILKP MI PI-E U OF V_IH UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP O_P O_P O_P O_P O_P O_P O_P O_P O_P O_P O_P O_P URIN URIP LK E E Y Y Y Y V V W W V V P N P R N N N M P R T P V_Y UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UN UP UN UP URI_IH R. +/-% URI connection mils width, length no longer than mils Trace tied together close to pins. K_M_IH K_M_IH V_Y for W/O HMI UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP U_OJ_FRONT U_OJ_FRONT_ U_OJ_K_LN U_OJ_K Front Panel Front Panel Front Panel ack Panel with LN ack Panel VRT R K, RTRT.uF L_[..], L_RQJ L_FRMEJ IH_U_LK IH_U_RTJ IH_U_IN IH_U_OUT IH_U_YN K_M_IH, RTRTJ,,,, M_LK_REUME,,,, M_T_REUME PU_TLREF_TRL V_ L_ L_ L_ L_ R R R R IH_RTX IH_RTX RTRTJ RTRT MLERTJ R IH_PI_MOI IH_PI_MIO IH_PI_J IH_PI_LK IH Enable trap(pi_moi) Pullup: Enable TPM Float: isable TPM IH_U_OUT_R IH_U_YN_R K LN_PWROK If integrated LN is not used, recommend to connect LN_RT# to N via a. kω to kω pull-down resistor R R K K MLINK MLINK IH_PI_J J K H M J L L H J K H H J J K M F E H E F F H H E F E F LRQ_P FWH/L_ FWH/L_ FWH/L_ FWH/L_ LRQ FWH/LFRME H_IT_LK H_RT H_I H_I H_I H_I H_UT H_YN LK LN_LK LN_RTYN LN_RT LN_RX LN_RX LN_RX LN_TX LN_TX LN_TX RTX RTX RTRT RTRT U P M RT LN UIO LP IH MI MLERT_P MLK MT LINKLERT/P/LPIO MLINK MLINK PI_MOI PI_MIO PI_ PI_LK PI_/PIO/LP of P P P_WOL_EN P/LPIO P P P_LPIO TP_PI/P P P P P/MEM_LE TP_PU/P P TTE P_QRT_TTE P_QRT_TTE P P P TLKREQ_P P LPIO_P PUPWR LN_LP THRM VRMPWR MH_YN PWRTN RI U_TT/LPP ULK Y_REET PLTRT WKE INTRUER PWROK RMRT INTVRMEN PKR LP_ LP_ LP_/PIO LP_M K_PWR P PRTP PLP TP N M K F K F H L F E K H T R R F E F E N F T K E F R R K IH_PIO WOL_ONLY PU_KTO# IH_PIO L_PMEJ IH_PIO R K IH_PI_WPJ IH_PIO TPM_PHY_PRNT PU_PWR IH_LNLP_EN IH_THRM IH_VRMPWR PWRTNJ IH_RIJ LPPJ TP_ULK FP_RTJ PLTRTJ WKEJ INTRUERJ PWR_V IH_RMRTJ INTVRMEN PKR LP_J LP_J K_PWR IH_TP_PU R R TP_IH_ For Intel QT function Has relation with H_OUT strap PEI_RQT LN_PMEJ K_PI_TOP K_PU_TOP PU_PWR IH_THRM PM_PRTP#, PLP# TP PU_KTO# L_PMEJ TP PU_TLREF_TRL P: Fab- change Low: isable ME feature High: Enable ME feature(defaul) PKR V_Y R K IH_YNJ PWRTNJ IH_RIJ LPPJ TP FP_RTJ,, PLTRTJ,, WKEJ, PWR_V,,,, LP_J LP_J, TP K_PWR HO_N_LOT HO_P_LOT HO_N_LN HO_P_LN IH_RTX IH_RTX.uF HO_N V, XR, +/-%.uf HO_P V, XR, +/-%.uf HO_N V, XR, +/-%.uf HO_P V, XR, +/-% To PI-E x lot To LN V_ R R IH Hardware traps R.KIH_U_OUT_R R.K IH_U_YN_R H_OUT(it ) H_YN(it ) = x, Port (x) = Reserved = Reserved = xs PROHOTJ R K V_Y R K E Q MMT--F V_Y E R K Q MMT--F IH_THRM IH_PIO IH_PIO IH_PIO TPM_PHY_PRNT E request TPM Physical Presence (PP) trap Pullup: PP sserted Pulldown: PP easserted R R R R R K K K K K V_ VRT IH_TP_PU PU_KTO# MLERTJ IH_PIO RN R use K INTVRMEN V_ K Ohm IH onsumer Family: Pin may only be used as TP. Test Point : This signal must have an external pull-up to Vccus_. IH orporate Family: Pin can be used as PIO R K X_ rystal Retainer pf V, NPO, R heck resistor value?? close to IH within mils IH_PI_J R Ohm +/-% IH_PI_LK R Ohm +/-% IH_PI_MOI R Ohm +/-% IH_PI_MIO R Ohm +/-% close to PI within mils M X XTL-.kHz pf V, NPO, WOL_ONLY PI_OKET # K I O ocket PI PI ROM WXVIZ V HOL# WP# N R K R KOhm +/-% lose to ROM power pin. V_Y.uF.uF IH_PI_HOLJ IH_PI_WPJ, IO_RMRTJ V_Y R K V_ for reset issue when testing place near IH ll RT-well inputs(rmrt#,rtrt#,intruer#,pwrok) must either pull up to VccRT or pulled down to ground while in for preventing from floating in and will prevent IccRT leakage that can cause excessive coin-cell drain. R K R K uf R Q E MMT, V L-F R.K, P_VRM_ R.K IH_RMRTJ V_ V, YV, +%/-% Need to be tuning P_VRM_ LP_J VTT_OUT_RIHT R K R K.uF R K R K R V_Y E R K Q MMT--F V_ R K MMT--F Q E V_ MLINK MLINK V_Y R M_T_REUME R M_LK_REUME Note:.Ensure that VRMPWR falls below Vih levels before the next LP_# deassertion.the signal power type of VRMPWR is UPEN. R R K R K uf V, YV, +%/-% R KOhm IH_VRMPWR R V_ IH_U_LK IH_PIO K IH_LNLP_EN INTVRMEN: enable internal Vccus_, Vccus_ and VccL_ regulators when connect to VccRT LN_LP: enable internal VccLN_ and VccL_ regulators when connect to VccRT R R R K WKEJ L_PMEJ IH_PI_J. for second PI???.PI_#: internal pull up INTRUERJ VRT FOXONN PE IH - M ize ocument Number Rev Monday, ugust, ate: heet of K K pf V, NPO, R M

g31m hw-sch am11

g31m hw-sch am11 Foxconn Precision o. Inc. M chematic Page Index. Index Page. Topology. Rest Map. lock istribution. Power elivery Map. Power equence. LNK. K locken. Power / MI onnectors. Voltage Regulator own. OUTPUT P.

More information

9g10

9g10 ortez Lite R- oard esign TENT HEMTI Name. ontents, Revision History. Top Level. Inputs. IP Inputs. FLI. HMI. Frame tore. udio HEET. Power REVII HITORY ate -- uthor INGGUOMIN Ver omments raft Release. P#

More information

tiny6410sdk

tiny6410sdk oreoard S RST V_V [] V [] V [] V [] V [] V [] V [] V [] V [] V [] VEN [] VSYN [] VLK [] VUS [] OTGI [] OTGM [] OTGP [,] IN [,] IN [] IN0 [] WIFI_IO [] S_LK [] S_n [] S_T0 [] S_T [] OUT0 [] XEINT0 [] XEINT

More information

Microsoft Word - L20AV6-A0维修手册.DOC

Microsoft Word - L20AV6-A0维修手册.DOC L0V-0 电路原理图 V V ROMOEn ROMWEn RESETn [..] R 00K UWPn 0 R 00K 0 U E OE WE RP WP YTE 0 0 Flash_M ROM VPP V 0 0 0 FEn 0 0 U V [0..] XP JMP V R 00K V SL S U SL S N0 N N V WP V NVRM IEn V R.K ROM EMULTOR PITH

More information

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur iml8683-220v C / 4W Down-Light EVM - pplication Notes iml8683 220V C 4W Down Light EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication

More information

g41mt-s2p_r131_

g41mt-s2p_r131_ Model Name:-MT-P HEET TITLE Revision. HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_, P_L_ P_L_E,F,,H _HOT _RII _PI E, MI _V PWR PI EXPRE* LOT R HNNEL R HNNEL R TERMINTION

More information

g31m-es2l_r1.11_080718

g31m-es2l_r1.11_080718 Model Name:-M-EL HEET TITLE Revision. HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_, P_L_ P_L_E,F,,H _HOT _RII _PI E, MI _V PWR PI EXPRE* LOT RII HNNEL RII HNNEL RII

More information

WiFi 模组 (SIO ) U L-W0MS.V 0uF/0V R 0 0uF/0V WiFi_V 0.uF S0_LK R S0_ S0_ S0_M S0_0 S0_ T T M LK T0 T WKEUP_OUT WKEUP_IN NT 0 PN POWER Thermal P WKEUP_O

WiFi 模组 (SIO ) U L-W0MS.V 0uF/0V R 0 0uF/0V WiFi_V 0.uF S0_LK R S0_ S0_ S0_M S0_0 S0_ T T M LK T0 T WKEUP_OUT WKEUP_IN NT 0 PN POWER Thermal P WKEUP_O VIO URT0_IN URT0_OUT R0.K R.K 0.uF 0.uF IS_ IS_ IS_ IS_ IS_HS IS_VS IS_PLK IS_SL IS_S SPI0_LK SPI0_TX SPI0_S0 SPI0_RX VIO VK U IS_ IS_ IS_ IS_ IS_HSY IS_VSY IS_PLK IS_SL IS_S 0 SSI0_LK SSI0_TX SSI0_S0

More information

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin iml8683-220v C / 0W EVM - pplication Notes iml8683 220V C 0W EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication Circuit... 3 5. PCB

More information

EMI LOOPS FILTERING EMI ferrite noise suppressors

EMI LOOPS FILTERING EMI ferrite noise suppressors (HighSpeedBoardDesign) (HIGHSPEEDBOARDDESIGN) 1 1 3 1.1 3 1.1.1 3 1.1.2 vs 4 1.1.3 5 1.1.4 8 1.2 9 1.2.1 9 1.2.2 vs 1 1.3 1 1.3.1 11 1.3.1.1 11 1.3.1.2 12 1.3.1.3 12 1.3.1.4 12 1.3.1.5 12 2. 2.1 14 2.1.1

More information

Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin.

Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin. Features Wide 3.6V to 32V Input Voltage Range Output Adjustable from 0.8V to 30V Maximum Duty Cycle 100% Minimum Drop Out 0.6V Fixed 300KHz Switching Frequency 12A Constant Output Current Capability Internal

More information

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi iml88-0v C / 8W T Tube EVM - pplication Notes iml88 0V C 8W T Tube EVM pplication Notes Table of Content. IC Description.... Features.... Package and Pin Diagrams.... pplication Circuit.... PCB Layout

More information

untitled

untitled 0755-82134672 Macroblock MBI6655 1 LED Small Outline Transistor 1A 3 LED 350mA 12V97% 6~36 Hysteretic PFM 0.3Ω GSB: SOT-89-5L (Start-Up) (OCP) (TP) LED Small Outline Package 5 MBI6655 LED / 5 LED MBI6655

More information

p5e_vm_do_1[1].02g_

p5e_vm_do_1[1].02g_ P-VM O P TITL R.0 00_0_ 00.0. 0 LOK IRM VR.0 Intel Pentium processor / 0 POWR FLOW HRT on oard Prescott,mithField 0 POWR QUN endar Mill,Presler 0 POWR ITRIUTION.V & TNY L 0 LOK ITRIUTION 0 RT MP RULTOR

More information

untitled

untitled 0755 85286856 0755 82484849 路 4.5V ~5.5V 流 @VDD=5.0V,

More information

Microsoft Word - AP1515V02

Microsoft Word - AP1515V02 Document No. Rev.: V0.20 Page: 1 of 9 Revision History Rev. DRN # History Initiator Effective Date V01 V02 Initial document 黃宗文 Add second package description 葉宗榮 2014/05/15 2015/09/08 Initiator: 雷晨妤 (DCC)

More information

f 0, : = jπfl Z C f 0, (ESR) A C = ε r ε 0 d (d) (A) 4 (ESR) (L) (Z C ) (Z C ) 4 (f 0 ) # (C) (L) :, f 0 = π LC f 0, 5 PCB (V IN ) (R L ) ESL, V IN R

f 0, : = jπfl Z C f 0, (ESR) A C = ε r ε 0 d (d) (A) 4 (ESR) (L) (Z C ) (Z C ) 4 (f 0 ) # (C) (L) :, f 0 = π LC f 0, 5 PCB (V IN ) (R L ) ESL, V IN R PCB (, 000) : PCB PCB PCB PCB PCB Basic PCB Layout Guidelines for On Board Power Supply Development Chen Zhou Semtech International AG, Shanghai Abstract: PCB layout of on board power supply is one of

More information

P3B-F Pentium III/II/Celeron TM

P3B-F Pentium III/II/Celeron TM P3B-F Pentium III/II/Celeron TM 1999 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 13 R PS2 KBMS USB COM1 COM2 JTPWR ATXPWR PWR_FAN CPU_FAN Row 0 1 2 3 4 5 6 7 DSW JP20

More information

untitled

untitled URT(ISP) LEs s UZZER, PWM_ URT(FULL) L(*) N US JTG N US US evice LPX RESET EEPROM 0M NET(S00) K SRM USER TEST RE M * M M NorFlash 0Pin User Extend Port M NandFlash F R(Ture IE Mode) POWER YL_LPX_SH_LOK

More information

Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual

Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual Subject LD5515 Demo Board Model Name (5V/1.5A) Key Features Built-In Pump Express TM Operation Flyback topology with PSR Control Constant Voltage Constant Current High Efficiency with QR Operation (Meet

More information

热设计网

热设计网 例 例 Agenda Popular Simulation software in PC industry * CFD software -- Flotherm * Advantage of Flotherm Flotherm apply to Cooler design * How to build up the model * Optimal parameter in cooler design

More information

Stability for Op Amps

Stability for Op Amps R ISO CF Tim Green Electrical Engineering R ISO CF CF Output Pin Compensation R ISO Tina SPICE Tina SPICE V OUT V IN AC Tina SPICE (Transient Real World Stability Test)23 R O /40V OPA452 (piezo actuator)

More information

Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family

Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family small, speedy, safe Eextremely modular Up to 64 modules per bus de Quick reaction time: up to 20 µs A new Member of the Cube Family Murrelektronik s modular I/O system expands the field-tested Cube family

More information

untitled

untitled ( OH ) Cd ( OH ) NiOOH + Cd + H O Ni + ( OH ) + Cd ( OH ) NiOOH + Cd O Ni + H O H O 1/48 H ( ) M NiOOH + MH Ni OH + ( OH ) + M NiOOH MH Ni + /48 3/48 4/48 4 6 8 5.6KΩ±1% 1/ 4W L N C7 1nF/50V F1 T.5A/50V

More information

BC04 Module_antenna__ doc

BC04 Module_antenna__ doc http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 1 of 10 http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 2 of 10 http://www.infobluetooth.com TEL:+86-23-68798999

More information

untitled

untitled EDM12864-GR 1 24 1. ----------------------------------------------------3 2. ----------------------------------------------------3 3. ----------------------------------------------------3 4. -------------------------------------------------------6

More information

WT210/230数字功率计简易操作手册

WT210/230数字功率计简易操作手册 T0/0 数 字 功 率 计 操 作 手 册 I 040-0 第 版 目 录 第 章 第 章 第 章 功 能 说 明 与 数 字 显 示. 系 统 构 成 和 结 构 图... -. 数 字 / 字 符 初 始 菜 单... -. 测 量 期 间 的 自 动 量 程 监 视 器 量 程 溢 出 和 错 误 提 示... - 开 始 操 作 之 前. 连 接 直 接 输 入 时 的 测 量 回 路...

More information

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi SPHE8202R Design Guide V2.0 JUN, 2007 19, Innovation First Road Science Park Hsin-Chu Taiwan 300 R.O.C. Tel: 886-3-578-6005 Fax: 886-3-578-4418 Web: www.sunplus.com SPHE8202R Design Guide Important Notice

More information

IG41S-M7S-V BOM

IG41S-M7S-V BOM TITLE over Sheet lock iagram eneral Spec. hange Lise Power elivery Processor North ridge South ridge lock Synthesizer R imms PIE SLOT X PI SLOT IE onnectors LN R udio odec UIO onnector FRONT PNEL, FN TX

More information

bingdian001.com

bingdian001.com .,,.,!, ( ), : r=0, g=0, ( ). Ok,,,,,.,,. (stackup) stackup, 8 (4 power/ground 4,sggssggs, L1, L2 L8) L1,L4,L5,L8 , Oz Oz Oz( )=28.3 g( ), 1Oz, (DK) Cx Co = Cx/Co = - Prepreg/Core pp,,core pp,, pp.,, :,,

More information

LED/Smart TV LED/ Function List Products \ Application Tuner block DSP block / I/O Voice/Aud

LED/Smart TV LED/ Function List Products \ Application Tuner block DSP block / I/O Voice/Aud LED/Smart TV LED/智慧電視 www.passivecomponent.com 1 www.passivecomponent.com LED/Smart TV LED/ Function List 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Products \ Application Tuner block DSP block / I/O Voice/Audio

More information

stm32_mini_v2

stm32_mini_v2 US Mirco S SIO US Power:V Power:.V STMF0VET GPIO TFT SPI URT RJ ENJ0SS SPI Flash lock iagram Size ocument Number Rev STM-Lite-V.0 Ver.0 ate: Friday, June 0, 0 Sheet of 0.0uF R M V - + S J MP-0 V_PWR R

More information

Microsoft Word - PZ series.doc

Microsoft Word - PZ series.doc 叠 层 片 式 铁 氧 体 磁 珠 P 系 列 Multilayer Chip Ferrite Bead P Series Operating Temp. : -4 ~ +8 特 征 FEATUES 内 部 印 有 银 电 极 的 叠 层 结 构, 铁 氧 体 屏 蔽 无 串 扰 Internal silver printed layers and magnetic shielded structures

More information

物品重量分級器.doc

物品重量分級器.doc Ω Ω Ω Ω Ω Ω Ω 9 A R = Ω Ω + - - + R = A R = - ρ A A R = + A A R = A ρ Ω = + A A A - R + + = + = ρ ) A A ) ( A R ( + + = + + = A ) A R (+ R R = R R = F F Active Dummy V Active Dummy ± ± ± mv = mv ±

More information

HC50246_2009

HC50246_2009 Page: 1 of 7 Date: June 2, 2009 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:

More information

1.ai

1.ai HDMI camera ARTRAY CO,. LTD Introduction Thank you for purchasing the ARTCAM HDMI camera series. This manual shows the direction how to use the viewer software. Please refer other instructions or contact

More information

HC20131_2010

HC20131_2010 Page: 1 of 8 Date: April 14, 2010 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:

More information

FILTRON 1. DC AC AC 220V 50HZ 2. 1 1 1 3. / / / / 4. 1) 2 3 4 5 6 5. 6. 7. 8. 9. / 10. 1. 2. 3. 4. 5. 6. 7. DC AC FILTRON DC AC FILTRON DC 12V 12VDC D

FILTRON 1. DC AC AC 220V 50HZ 2. 1 1 1 3. / / / / 4. 1) 2 3 4 5 6 5. 6. 7. 8. 9. / 10. 1. 2. 3. 4. 5. 6. 7. DC AC FILTRON DC AC FILTRON DC 12V 12VDC D 2006 4 27 1 JY FILTRON 1. DC AC AC 220V 50HZ 2. 1 1 1 3. / / / / 4. 1) 2 3 4 5 6 5. 6. 7. 8. 9. / 10. 1. 2. 3. 4. 5. 6. 7. DC AC FILTRON DC AC FILTRON DC 12V 12VDC DC FILTRON AC 24VAC 24VAC AC 24VAC AC

More information

bmc171_v1

bmc171_v1 使用.0 寸 PU 屏 bit 的接法, 应去掉 L 和 L, 这两个口做为 GPIO 用于 US-OTG 的检测和控制注意 :.0 寸 PU 屏和. 寸 RG 屏 bit 接法有区别 0V VOM=.V L " -V V LHSY LE LLK LVSY L-EN PWM-L PWM-L L L L0 L L L L L L L0 L L L L L L L L L L L0 L L0 L L L

More information

Protel Schematic

Protel Schematic Number evision Size ate: -ug- Sheet of File: :\WOWS\esktop\ 新建文件夹 \d-main.sch. rawn y: PN- L I SV S- MUT MUT PW L VS N T L uh L uh u/v u/v K k. p p K V S k K k V S K K K K P V S. u/v u/v L.uH p p.k V S.K.K.

More information

Notebook & Tablet PC / MLCC Chip-R RF devices Products \ Application Function List

Notebook & Tablet PC / MLCC Chip-R RF devices Products \ Application Function List Notebook & Tablet PC 筆記型/平板電腦 www.passivecomponent.com 1 www.passivecomponent.com Notebook & Tablet PC / MLCC Chip-R RF devices Products \ Application Function List 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

More information

TX-NR3030_BAS_Cs_ indd

TX-NR3030_BAS_Cs_ indd TX-NR3030 http://www.onkyo.com/manual/txnr3030/adv/cs.html Cs 1 2 3 Speaker Cable 2 HDMI OUT HDMI IN HDMI OUT HDMI OUT HDMI OUT HDMI OUT 1 DIGITAL OPTICAL OUT AUDIO OUT TV 3 1 5 4 6 1 2 3 3 2 2 4 3 2 5

More information

AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING

AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING 前言 - Andrew Payne 目录 1 2 Firefly Basics 3 COMPONENT TOOLBOX 目录 4 RESOURCES 致谢

More information

MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / & 150KW / ( 10 ms ~ 99 hours)

MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / & 150KW / ( 10 ms ~ 99 hours) MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / &150KW / ( 10 ms ~ 99 hours) 10 100 / PROGRAMMABLE DC POWER SUPPLY MODEL 62000H SERIES USB

More information

PCM-3386用户手册.doc

PCM-3386用户手册.doc PCM-3386 BBPC-4x86 10/100M PC/104 (Lanry technology Co. Ltd. Zhuhai) 38 1012836 (Address: Room 1012,Linhai Building,No. 38,west of Shihua Road,Zhuhai City,Guangdong Province,China) (post code)519015 (phone)0756-3366659

More information

穨control.PDF

穨control.PDF TCP congestion control yhmiu Outline Congestion control algorithms Purpose of RFC2581 Purpose of RFC2582 TCP SS-DR 1998 TCP Extensions RFC1072 1988 SACK RFC2018 1996 FACK 1996 Rate-Halving 1997 OldTahoe

More information

Gerotor Motors Series Dimensions A,B C T L L G1/2 M G1/ A 4 C H4 E

Gerotor Motors Series Dimensions A,B C T L L G1/2 M G1/ A 4 C H4 E Gerotor Motors Series Size CC-A Flange Options-B Shaft Options-C Ports Features 0 0 5 5 1 0 1 0 3 3 0 0 SAE A 2 Bolt - (2) 4 Bolt Magneto (4) 4 Bolt Square (H4) 1.0" Keyed (C) 25mm Keyed (A) 1.0' 6T Spline

More information

8tag32

8tag32 ortez ite R- oard esign www.ma.com TENTS REVISI ISTORY SEMTI Name SEET ate uthor Ver omments. ontents, Revision istory -- INGGUOMIN raft Release. P# -. Top evel. Inputs. IP Inputs. FI. MI. Frame Store.

More information

Logitech Wireless Combo MK45 English

Logitech Wireless Combo MK45 English Logitech Wireless Combo MK45 Setup Guide Logitech Wireless Combo MK45 English................................................................................... 7..........................................

More information

RN5T566A

RN5T566A RN5T566A 产 品 规 格 书 版 本 1.3 2012.09.28 RICOH COMPANY, LTD. Electronic Devices Company 此 规 格 书 如 有 更 改, 不 另 行 通 知 2011-2012 版 本 1.3 第 1 页 目 录 1. 概 述... 3 2. 特 性... 3 3. 管 脚 配 置... 4 4. 结 构 框 图... 5 5. 管

More information

HCD0174_2008

HCD0174_2008 Reliability Laboratory Page: 1 of 5 Date: December 23, 2008 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified

More information

BB.3

BB.3 I IURNA L S AN S ï EK VOA ó N m 8 ç 6-8 1 园 叫团团回国 J m l ll m i h M t m t ik i E v l i P g l l A i r L i m b h - T k l ik d i K t T m g i d T r p tc P g r h P r r m P r S t d i T g r T r h d p p r b h K

More information

Chroma 61500/ bit / RMS RMS VA ()61500 DSP THD /61508/61507/61609/61608/ (61500 ) Chroma STEP PULSE : LISTLIST 100 AC DC

Chroma 61500/ bit / RMS RMS VA ()61500 DSP THD /61508/61507/61609/61608/ (61500 ) Chroma STEP PULSE : LISTLIST 100 AC DC MODEL 61509/61508/61507/ 61609/61608/61607 PROGRAMMABLE AC POWER SOURCE MODEL 61509/61508/61507/ 61609/61608/61607 61509/61609: 6kVA 61508/61608: 4.5kVA 61507/61607: 3kVA : 0-175V/0-350V/Auto : DC, 15Hz-2kHz

More information

邏輯分析儀的概念與原理-展示版

邏輯分析儀的概念與原理-展示版 PC Base Standalone LA-100 Q&A - - - - - - - SCOPE - - LA - - ( Embedded ) ( Skew ) - Data In External CLK Internal CLK Display Buffer ASIC CPU Memory Trigger Level - - Clock BUS Timing State - ( Timing

More information

LLW2273C(158)-7寸_V4

LLW2273C(158)-7寸_V4 MU REVISION REOR LTR EO NO: PPROVE: TE: L_HSYN L_ L_ L_ L_ Q Q Q Q Q Q0 Q Q QS QM KN K R_KE R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_REF R_WE Voltage & Max urrent & Min Linewidth Netlist V urrent > 00m > 00m Linewidth

More information

untitled

untitled 0000137925 REV 1.0 ... 4... 5... 6... 7... 8... 9... 11... 12... 13... 14... 15... 17... 18... 20... 22 ( 1)... 25... 26 ( 2)... 28 \ 1 ( 2A)... 29 \ 2 ( 2B)... 30 SSR ( 2C)... 31 \ ( 2D)... 32 \ ( 3A)...

More information

Microsoft Word - AUCOL_2007JUN19_BOE_BAB_SAF_INF_POT_TA_999.doc

Microsoft Word - AUCOL_2007JUN19_BOE_BAB_SAF_INF_POT_TA_999.doc EMI / EMC 设 计 秘 籍 电 子 产 品 设 计 工 程 师 必 备 手 册 目 录 一 EMC 工 程 师 必 须 具 备 的 八 大 技 能 二 EMC 常 用 元 件 三 EMI/EMC 设 计 经 典 85 问 四 EMC 专 用 名 词 大 全 五 产 品 内 部 的 EMC 设 计 技 巧 六 电 磁 干 扰 的 屏 蔽 方 法 七 电 磁 兼 容 (EMC) 设 计 如 何

More information

Microsoft Word - 32PFL5520_T3-32PFL5525_T3-42PFL5520_T3-42PFL5525_T3-46PFL5520_T3-46PFL5525_T3.doc

Microsoft Word - 32PFL5520_T3-32PFL5525_T3-42PFL5520_T3-42PFL5525_T3-46PFL5520_T3-46PFL5525_T3.doc . PFL0/T PFL/T GP0W00S G00F0ST 0G 0D S F0 FUSE- N0 SOKET T.0AH/0V R0 0K /W 0 I0 AP00DG- 0NF 0 0 D D R0 0NF D D 0K /W MH MH R0 M % /W- R0 0K- R0 0K /W 0 0V YP SHARP"&PHS" 0G 00 PHS " 0G 00 T P V ( Top Vicory

More information

LK110_ck

LK110_ck Ck 电子琴 LK110CK1A Ck-1 1. 2. 1. 2. 3. (+) ( ) Ck-2 1. 2. 3. * 1. 2. 3. Ck-3 Ck-4 LCD LCD LCD LCD LCD LCD 15 * * / MIDI Ck-5 100 50 100 100 100 1 2 MIDI MIDI Ck-6 ... Ck-1... Ck-6... Ck-8... Ck-9... Ck-10...

More information

ICD ICD ICD ICD ICD

ICD ICD ICD ICD ICD MPLAB ICD2 MPLAB ICD2 PIC MPLAB-IDE V6.0 ICD2 usb PC RS232 MPLAB IDE PC PC 2.0 5.5V LED EEDATA MPLAB ICD2 Microchip MPLAB-IDE v6.0 Windows 95/98 Windows NT Windows 2000 www.elc-mcu.com 1 ICD2...4 1.1 ICD2...4

More information

Gerolor Motors Series Dimensions A,B C T L L G1/2 M8 G1/ A 4 C H4 E

Gerolor Motors Series Dimensions A,B C T L L G1/2 M8 G1/ A 4 C H4 E Gerolor Motors Series Size CC-A Flange Options-B Shaft Options-C Ports Features 0 0 12 12 1 1 0 0 2 2 31 31 0 0 SAE A 2 Bolt - (2) 4 Bolt Magneto (4) 4 Bolt Square (H4) 1.0" Keyed (C) 2mm Keyed (A) 1.0'

More information

E15-3D1 1. Specifications Compact 4-Way Cassette type Model name MMU- AP0071MH2UL AP0091MH2UL AP0121MH2UL AP0151MH2UL AP0181MH2UL Cooling Capacity kbt

E15-3D1 1. Specifications Compact 4-Way Cassette type Model name MMU- AP0071MH2UL AP0091MH2UL AP0121MH2UL AP0151MH2UL AP0181MH2UL Cooling Capacity kbt E15-3D1 Compact 4-Way Cassette type MMU-AP0071MH2UL MMU-AP0091MH2UL MMU-AP0121MH2UL MMU-AP0151MH2UL MMU-AP0181MH2UL Contents 1. Specifications 2. Dimensions 3. Center of gravity 4. Piping diagram 5. Wiring

More information

Table of Contents Power Film Capacitors Power Film Capacitors Series Table Product Type Series Voltage Capacitance() Page DC-Link Power Film Capacitors Power Film Capacitors Power Film Capacitors Power

More information

Microsoft Word - HC20138_2010.doc

Microsoft Word - HC20138_2010.doc Page: 1 of 7 Date: April 26, 2010 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:

More information

FM1935X智能非接触读写器芯片

FM1935X智能非接触读写器芯片 FM33A0xx MCU 2017. 05 2.0 1 (http://www.fmsh.com/) 2.0 2 ... 3 1... 4 1.1... 4 1.2... 4 1.3... 5 1.3.1... 5 1.3.2... 5 1.4... 8 1.4.1 LQFP100... 8 1.4.2 LQFP80... 9 1.4.3... 9 2... 15 2.1 LQFP100... 15

More information

tsumv39lu for mtc v _?

tsumv39lu for mtc v _? MP LOUT# ROUT# E 0uF/V R LOUT_SP E 0uF/V R ROUT_SP /0 /0 LOUT LOUT- ROUT- ROUT N0 P/.MM MP-UOUTL0 MP-UOUTR0 MP-UOUTL0 MP-UOUTR0 R 0 0 R 0 L R R0 /K E 00uF/V V L 0.uF LOUT# ROUT# MUTE R E 0.uF 0uF/V 0.uF

More information

开关电源入门.PPT [兼容模式]

开关电源入门.PPT [兼容模式] 1. 开 关 电 源 概 念 的 引 入 开 关 电 源 入 门 介 绍 1.1 电 源 的 重 要 性 : ( 对 电 源 的 理 解!) 电 源 犹 如 人 体 的 心 脏, 是 所 有 电 器 设 备 的 动 力 一 切 设 备 需 要 电 源 ; 设 备 更 新, 电 源 也 跟 随 更 新 市 电 220Vac/50Hz 通 常 不 能 直 接 给 设 备 供 电, 因 为 不 同 的 设

More information

User ID 150 Password - User ID 150 Password Mon- Cam-- Invalid Terminal Mode No User Terminal Mode No User Mon- Cam-- 2

User ID 150 Password - User ID 150 Password Mon- Cam-- Invalid Terminal Mode No User Terminal Mode No User Mon- Cam-- 2 Terminal Mode No User User ID 150 Password - User ID 150 Password Mon- Cam-- Invalid Terminal Mode No User Terminal Mode No User Mon- Cam-- 2 Mon1 Cam-- Mon- Cam-- Prohibited M04 Mon1 Cam03 Mon1 Cam03

More information

untitled

untitled 975 AirMeter TM Test Tool 用 户 手 册 August 2006 Rev. 1, 12/11(Simplified Chinese) 2006-2011 Fluke Corporation. All rights reserved. Specifications are subject to change without notice. All product names

More information

System Design and Setup of a Robot to Pass over Steps Abstract In the research, one special type of robots that can pass over steps is designed and se

System Design and Setup of a Robot to Pass over Steps Abstract In the research, one special type of robots that can pass over steps is designed and se 8051 8051 System Design and Setup of a Robot to Pass over Steps Abstract In the research, one special type of robots that can pass over steps is designed and setup. This type of robot uses two kinds of

More information

V. PID PID...0

V. PID PID...0 F&B 00% V. PID................0............5....9 PID...0 .... IO900 99.98%.. Pt00Pt00.0Cu50Cu00Pt0 KEBTRN 0-0mA-0mA0-5V-5V mv 0-5V 0-50Ω.. LP TP - - P P.0 P.0 P.0 P.0 P.05 P.0 P.00 t.0 t.0 t.0 t.0 t.05

More information

AP128DG-H AP128DG-H 3 13 ATiRADEON TM Win 98/98SE, WinME Win XP Direct X

AP128DG-H AP128DG-H 3 13 ATiRADEON TM Win 98/98SE, WinME Win XP Direct X Chapter 2 GIGA-BYTE TECHNOLOGY CO, LTD ( GBT ) GBT GBT, GBT 2002 4 12 1 AP128DG-H 1 11 3 12 AP128DG-H 3 13 ATiRADEON TM 8500 4 2 21 5 22 6 23 7 3 31 Win 98/98SE, WinME Win XP 9 311 9 312 Direct X 10 313

More information

K301Q-D VRT中英文说明书141009

K301Q-D VRT中英文说明书141009 THE INSTALLING INSTRUCTION FOR CONCEALED TANK Important instuction:.. Please confirm the structure and shape before installing the toilet bowl. Meanwhile measure the exact size H between outfall and infall

More information

GV-R7500L Win 98/ 98SE, WinME Win XP Direct X Windows NT WINDO

GV-R7500L Win 98/ 98SE, WinME Win XP Direct X Windows NT WINDO Chapter 2 GIGA-BYTE TECHNOLOGY CO, LTD (GBT ) GBT GBT, GBT 2002 10 31-1 - 1 11 3 12 GV-R7500L 3 2 21 4 22 5 23 6 3 31 Win 98/ 98SE, WinME Win XP 8 311 8 312 Direct X 9 313 11 314 15 315 15 316 22 32 Windows

More information

OA-253_H1~H4_OL.ai

OA-253_H1~H4_OL.ai WARNINGS Note: Read ALL the following BEFORE using this product. Follow all Guidelines at all times while using this product. CAUTION This warning indicates possibility of personal injury and material

More information

A (QFP-48-12x ) RANGE IF70K AL-OUT AL-SIG VSS CLKFREQ-SEL HR-SET MIN-SET AM/FM-SEL AL-DISP A AL-

A (QFP-48-12x ) RANGE IF70K AL-OUT AL-SIG VSS CLKFREQ-SEL HR-SET MIN-SET AM/FM-SEL AL-DISP A AL- AM/FM SC361 0 AM/FM 12 CMOS QFP-48-12x12-0.8 FM 150M Hz AM 30 MHz LCD 3 13 1/3 4 32.768kHz FM 10.7 MHz 70 khz AM 455kHz 12 1.8V ~ 3.3V QFP44-10 x10-0.8 A B C D QFP-48-12x12-0.8 QFP-44-10x10-0.8 COB (QFP

More information

P4VM800_BIOS_CN.p65

P4VM800_BIOS_CN.p65 1 Main H/W Monitor Boot Security Exit System Overview System Time System Date [ 17:00:09] [Fri 02/25/2005] BIOS Version : P4VM800 BIOS P1.00 Processor Type : Intel (R) Pentium (R) 4 CPU 2.40 GHz Processor

More information

RF & MICROWAVE COMPONENTS

RF & MICROWAVE COMPONENTS MICROOT MICROWAVE CO., LTD. RF & MICROWAVE COMPONENTS WWW.MIC-ROOT.COM Catalogue 1. ABOUT MICROOT...3 2. Broadband 90/180deg Hybrid and Coupler...4 3. Broadband Power Divider... 13 4. Filter... 20 5. RF

More information

P4V88+_BIOS_CN.p65

P4V88+_BIOS_CN.p65 1 Main H/W Monitor Boot Security Exit System Overview System Time System Date [ 17:00:09] [Wed 12/22/2004] BIOS Version : P4V88+ BIOS P1.00 Processor Type : Intel (R) Pentium (R) 4 CPU 2.40 GHz Processor

More information

中国轮胎商业网宣传运作收费标准

中国轮胎商业网宣传运作收费标准 中 国 轮 胎 工 厂 DOT 大 全 序 号 DOT 国 家 工 厂 名 ( 中 文 ) 1 02 中 国 曹 县 贵 德 斯 通 轮 胎 有 限 公 司 2 03 中 国 唐 山 市 灵 峰 轮 胎 有 限 公 司 3 04 中 国 文 登 市 三 峰 轮 胎 有 限 公 司 4 08 中 国 安 徽 安 粮 控 股 股 份 有 限 公 司 5 0D 中 国 贵 州 轮 胎 厂 6 0F 中 国

More information

audiogram3 Owners Manual

audiogram3 Owners Manual USB AUDIO INTERFACE ZH 2 AUDIOGRAM 3 ( ) * Yamaha USB Yamaha USB ( ) ( ) USB Yamaha (5)-10 1/2 AUDIOGRAM 3 3 MIC / INST (XLR ) (IEC60268 ): 1 2 (+) 3 (-) 2 1 3 Yamaha USB Yamaha Yamaha Steinberg Media

More information

5991-1117CHCN.indd

5991-1117CHCN.indd 开 关 电 源 测 量 应 用 指 南 使 用 Agilent InfiniiVision 3000/4000 X 系 列 示 波 器 并 结 合 开 关 电 源 测 量 选 件 简 介 配 有 开 关 电 源 测 量 选 件 的 Agilent 3000 和 4000 X 系 列 示 波 器 能 够 提 供 一 个 快 速 且 方 便 的 方 法, 帮 助 您 分 析 开 关 电 源 的 可 靠

More information

_NT K_SC_A5_ _print.pdf

_NT K_SC_A5_ _print.pdf The power behind competitiveness Ultron NTUPS www.deltagreentech.com.cn Ultron NT ii 1 : ---------------------------------------------------------1 2 : --------------------------------------------------------------------4

More information

应用笔记 MF RC500 匹配电路和天线的设计

应用笔记  MF RC500 匹配电路和天线的设计 MF RC500 2005 2-1 - MIFARE MF RC500 MF RC500... 4 1.... 4 2.... 4 2.1... 4 2.2... 4 2.3 MIFARE... 5 2.3.1... 5 2.3.2 RWD CARD... 6 2.3.3 Card RWD... 7 3 MF RC500... 10 3.1... 10 3.2... 12 3.3... 13 3.3.1

More information

Inst_gene.book

Inst_gene.book 2 12/05/2015 12/05/2015 3 30 4 12/05/2015 12/05/2015 5 MS05-0-D24-F04-1220-0000 000743806K 000 63622 A B C A MS05-0-D24-F04-1220-0000 MS08-D-EE5-F08-1K24-2DEJM B 000743806K A52424H C 002-63622 VFR8008687001

More information

该 奈 自 受 PZ 多 透 soc i e B t h y. y t is NA YL OR exp os ed t h a t b e i n g wh o res or sa in t es s e s we r e m ad e n b ot om. M ean wh i l e NA YL

该 奈 自 受 PZ 多 透 soc i e B t h y. y t is NA YL OR exp os ed t h a t b e i n g wh o res or sa in t es s e s we r e m ad e n b ot om. M ean wh i l e NA YL 探 性 通 性 圣 重 ' 颠 并 格 洛 丽 亚 奈 勒 小 说 贝 雷 的 咖 啡 馆 对 圣 经 女 性 的 重 写 郭 晓 霞 内 容 提 要 雷 的 咖 啡 馆 中 权 社 会 支 配 的 女 性 形 象 美 国 当 代 著 名 黑 人 女 作 家 格 洛 丽 亚 过 对 6 个 圣 经 女 性 故 事 的 重 写 奈 勒 在 其 小 说 贝 覆 了 圣 经 中 被 父 揭 示 了 传 统

More information

coverage2.ppt

coverage2.ppt Satellite Tool Kit STK/Coverage STK 82 0715 010-68745117 1 Coverage Definition Figure of Merit 2 STK Basic Grid Assets Interval Description 3 Grid Global Latitude Bounds Longitude Lines Custom Regions

More information

VASP应用运行优化

VASP应用运行优化 1 VASP wszhang@ustc.edu.cn April 8, 2018 Contents 1 2 2 2 3 2 4 2 4.1........................................................ 2 4.2..................................................... 3 5 4 5.1..........................................................

More information

8idml_20_1_q

8idml_20_1_q Chapter 2 GIGA-BYTE TECHNOLOGY CO, LTD GBT ( ) GBT GBT, GBT 2002 3 15 1 1 11 3 12 AP64D(-H) 3 2 21 4 22 5 23 6 3 31 Win 98/98SE, WinME Win XP 8 311 8 312 Direct X 9 313 11 314 14 315 14 316 18 32 Windows

More information

,,,,,,,,, (CIP) : /,,. 2. :, 2004 ISBN G CIP (2003) ( ) : : : 880mm 1230mm 1/ 32 : 7.125

,,,,,,,,, (CIP) : /,,. 2. :, 2004 ISBN G CIP (2003) ( ) : : : 880mm 1230mm 1/ 32 : 7.125 / / / 2003 ,,,,,,,,, (CIP) : /,,. 2. :, 2004 ISBN 7-313-03506-3................ G647.38 CIP (2003) 087156 ( 877 200030 ) :64071208 : : 880mm 1230mm 1/ 32 : 7.125 :168 2003 10 1 2004 10 2 2004 10 2 :20

More information

untitled

untitled FF PID FF Profibus I/O FF EPC DCS FF D PFD/P&ID H1 / EPC FF FF C A B D A C B FF FF FF FF DCS FF FF H1 FAT EPC DCS /FF 11 FAT DCS/FF FAT SAT EPC FF DCS DCS DCS FF FF / / DCS / CPU / / I/O FF EPC FF DCS

More information

Protel Schematic

Protel Schematic J SP0-. 0 To SP oard J SP-. 0 To SP oard. TRX PWR_SW PN0YR N N N N N TTL_TX TTL_RX 0 PWR_RP 0 0 0 0 R 00R R0 00R R 00R R 00R L 0uH L 0uH L 0uH L 0uH L 0uH L 0uH J PJ-ST- M&PTT J PJ-ST- uto Key J SP0-.

More information

DreamStation CPAP DreamStation CPAP Pro DreamStation Auto CPAP

DreamStation CPAP DreamStation CPAP Pro DreamStation Auto CPAP DreamStation CPAP DreamStation CPAP Pro DreamStation Auto CPAP ... 1... 1... 1... 2... 2... 3... 3 Philips Respironics...3... 4 /...5... 6...6... 7... 8... 8...9... 9...10 Bluetooth...14...15...15...15...16...20...22...23...24...24...24...24...25...26...27

More information

2015年4月11日雅思阅读预测机经(新东方版)

2015年4月11日雅思阅读预测机经(新东方版) 剑 桥 雅 思 10 第 一 时 间 解 析 阅 读 部 分 1 剑 桥 雅 思 10 整 体 内 容 统 计 2 剑 桥 雅 思 10 话 题 类 型 从 以 上 统 计 可 以 看 出, 雅 思 阅 读 的 考 试 话 题 一 直 广 泛 多 样 而 题 型 则 稳 中 有 变 以 剑 桥 10 的 test 4 为 例 出 现 的 三 篇 文 章 分 别 是 自 然 类, 心 理 研 究 类,

More information

Microsoft Word - DE-5000_JP_V0,8

Microsoft Word - DE-5000_JP_V0,8 DE-5000 7F-2, No. 351, Sec. 2, Chung Shan Rd., Chung Ho Dist., New Taipei City, Taiwan TEL: 886-2-2226-6789(REP.) FAX: 886-2-2226-7979 E-mail:deree@ms21.hinet.net http://www.deree.com.tw - 0 - - 34 - 1

More information

RAID RAID 0 RAID 1 RAID 5 RAID * ( -1)* ( /2)* No Yes Yes Yes A. B. BIOS SATA C. RAID BIOS RAID ( ) D. SATA RAID/AHCI ( ) SATA M.2 SSD ( )

RAID RAID 0 RAID 1 RAID 5 RAID * ( -1)* ( /2)* No Yes Yes Yes A. B. BIOS SATA C. RAID BIOS RAID ( ) D. SATA RAID/AHCI ( ) SATA M.2 SSD ( ) RAID RAID 0 RAID 1 RAID 5 RAID 10 2 2 3 4 * (-1)* (/2)* No Yes Yes Yes A. B. BIOS SATA C. RAID BIOS RAID ( ) D. SATA RAID/AHCI ( ) SATA M.2 SSD ( ) ( ) ( ) Windows USB 1 SATA A. SATASATAIntel SATA (SATA3

More information

SMD POWER INDUCTORS BS CDSU SERIES Test Freq. : BS0302CDSU BS0403CDSU BS0502CDSU BS0503CDSU BS0504CDSU BS0703CDSU BS0705CDSU BS1004CDSU BS1005CDSU 1.0

SMD POWER INDUCTORS BS CDSU SERIES Test Freq. : BS0302CDSU BS0403CDSU BS0502CDSU BS0503CDSU BS0504CDSU BS0703CDSU BS0705CDSU BS1004CDSU BS1005CDSU 1.0 SPECIFICATION OF BS CDSU SERIES FEATURES 1. To be high saturation for surface mounting type inductors. 2. Low cost feature. APPLICATIONS VTR, QA equipment, LCD television set, nootbook PC, portable communication

More information

Comp-AC ACS to 2.2 kw

Comp-AC ACS to 2.2 kw Comp-AC ACS100 0.12 to 2.2 kw ACS 100 3BFE 64307622 R0125 3ABD00008839 C 2002 11 20 2000 ABB Industry Oy ACS 100 5 (U c+, U c- ) G! (U1, V1, W1 U2, V2, W2 U c+, U c- )! ACS400 ( RO1, RO2, RO3)! ACS100!

More information

Product Specification Chip Intel DSL6540 Thunderbolt 3 Controller Connectors 2 x Thunderbolt 3 ports (Thunderbolt 3 Port 1/Thunderbolt 3 Port 2), supp

Product Specification Chip Intel DSL6540 Thunderbolt 3 Controller Connectors 2 x Thunderbolt 3 ports (Thunderbolt 3 Port 1/Thunderbolt 3 Port 2), supp GC-ALPINE RIDGE Installation Guide/ 12WE6-ALPINER-10AR Product Specification Chip Intel DSL6540 Thunderbolt 3 Controller Connectors 2 x Thunderbolt 3 ports (Thunderbolt 3 Port 1/Thunderbolt 3 Port 2),

More information