untitled
|
|
|
- 伤 孔
- 5 years ago
- Views:
Transcription
1 邏 念 理 Performance You Can See 1
2 論 4 邏 ( LA ) 念 理 4 (support package) 4 LA : TLA 7012 & TLA Q & A 2
3 3 邏 念 理
4 Basic concept of Logic analyzer 4 什 LA LA 4 LA 4 LA - (Probe) - (Synchronous) & (Asynchronous) - 狀 (Trigger state machine) - (Acquisition memory) 4
5 Driving Innovation Creates Digital Debugging Challenges Today s speeds are causing more signal integrity challenges than ever: 4 Faster synchronous bus architectures 0Faster clock & data rates 0Quicker rise & fall times 0Shorter setup & hold times 4 Electrical & physical challenges 0Smaller logic swings 0Differential signals 0More signals to measure 0Signal impedance & termination issues Digital Designers need to be able to correlate the analog characteristics of their digital signals! 5
6 & 參數 Emulator 邏 6
7 什 LA (Logic Analyzer)? ( vs. ) ( 率 vs. 率 ) ( 率 vs. ) 邏 ( 邏 vs. ) FFT ( 量 ) 邏 7
8 LA? 4 LA : 0 理 數 0 路邏 (Embedded system)
9 LA 4 ( ) 0, 路 行 4 (,, ) 0 數 不 邏 行 理 4 (Trigger) (Qualification) 0,, 老 金 4 ( 狀,,, ) 0, 不 9
10 LA 4 數 34CH for 8 CPU, 例 8031, CH for 16 CPU, 例 8086,68IIC11 102CH for 32 CPU, 例 80386, CH for?, 例 P6,Power PC,or System 4 度 : 64K : (Deep Mem.),4M~16M / : 度 4 度 4 力 4 數 (BW) Processor / Bus 靈, 易 理 10
11 邏 Reference Memory DATA Clock Qualifier External Clock B U F F E R S Log-in Register DATA Acquisition Memory DATA Display Control (SYNC) (ASYNC) Sample Clock Generator Trigger Control Store Clock Memory Address Register 11
12 LA - 數 來 (asynchronous) (synchronous) 狀 (Trigger state machine) (Acquisition memory) 12
13 數 臨 4 LA Probe 1 率 臨 LA LA 13
14 LA 數 度 ( 類 ) 4 ( ) 臨 0 (TTL/CMOS logic) 0 (+/- 5-10V) 4 降 0 路 / / 14
15 LA - 數 來 (asynchronous) (synchronous) 狀 (Trigger state machine) (Acquisition memory) 15
16 (Asynchronous) vs. (Synchronous) 4 (Asynchronous) (Timing) 0 邏 0 4 (Synchronous) 狀 (State) 0 0 邏 率 16
17 (Timing) 4 邏 4 - 度 (resolution) 4 = 度 LA GHz = 20ps clock 17
18 (Timing) LA LA 18
19 4 邏 1 A B 量 C 量 19
20 度 (Resolution) vs. 度 (Accuracy) 度不 度 Delay 1 Delay 2 20
21 (Skew) 4 路 不 Ch 1 Ch 2 邏 Ch 1 Ch 2 21
22 臨 度 4 臨 0 臨 度 度 臨 臨 臨 料 臨 料 22
23 ( ) 4 0T CLK min. ( ) 0T SKEW min. ( ) 0T DATA-WIDTH min. ( 料 ) 4T DATA-WIDTH min. = T CLK min. + T SKEW min. 0T GLITCH min. ( 料 度 ) 4 0T R min. ( / - ) 0V THRESH-ACC ( 臨 度 / ) 0V SWING min. ( ) 23
24 (Conventional) vs. (Transitional) 4 0 邏 0 率 省 LA Conventional = 8 locations Transitional = 4 locations Data 料 24
25 Benefits of Faster Edge Rates 4 Edge CYCLE TIME TRANSITION TIME 4 Edge 臨 25
26 Faster Edge Rates Challenges 4 Edge 易 Turn Lump Turn Lumped 4 Edge 流 0Increased ground bounce, especially on wide buses 0Increased crosstalk 26
27 Fast Digital Signal Edges Create Signal Integrity Problems Digital Signal Analog Signal Error 4 Signal integrity problems results from the complex interactions of 0Output drivers 0Signal path layout 0Signal path loads 0Signal path termination 0Ground and power distribution 27
28 Capture Elusive Hardware Problems 4 Glitches 4 Logic level violations 4 Setup/hold violations 4 Logic errors 4 Crosstalk 4 Reflections 4 Bus contention 4 Termination errors 4 Clock skew 4 Missing clocks 4 Missing data 4 Refresh problems 4 Power supply problems 4 Ground bounce problems 4 Propagation delay errors 4 Incorrect state 4 Timing margins & violations 4 Pulse width violations 4 Propagation delay errors 4 Critical races 4 Timing hazards 4 Metastability 4 Errors in bridge circuits 4 Thermal circuit errors 4 Handshake errors 4 Address decoding errors 4 Fan out errors 4 Tri-state errors 28
29 Glitches Capture Elusive Hardware Problems 4 Glitches cause errors in state machine logic 0Counter circuits, trigger circuits, etc. 4 Unexpected signals 4 Very short in duration 4 Hard to detect & trigger on 4 May occur infrequently 29
30 Logic Analyzer Timing Operation Logic Analyzer Acquires Data on a Clock Edge 4 Timing is clocking internal to the logic analyzer 0Store at fixed intervals - Asynchronous 0Precise time interval measurement for signal to signal edges or pulse/event widths 0Faster the sample rate, the finer the resolution 0Also, called general purpose timing 30
31 Logic Analyzer Timing Operation Clocking is Internal (From the Logic Analyzer) Target Probing Internal Clocking Analysis & Display Acquisition Memory Trigger Control Logic Analyzer 31
32 Glitch Errors Glitch Trigger & Display A3 is a 4 bit bus A2 is a 8 bit bus Glitches are occurring on A3 bus 32
33 Glitch Errors Expand A3 bus into its 4 signal lines A3(3) and A3(0) have glitches 33
34 Glitch Errors View A3(3) Glitches with 8 GHz (125 ps) MagniVu Timing A3(3) glitches measured with 125 ps resolution 34
35 Breakthrough 50 GHz MagniVu iview BREAKTHROUGH TECHNOLOGY 50 GHz Timing Simultaneous with up to 2.8 MHz State with up to 3 GHz Analog Anytime on any channel on any model without reconnecting or reacquiring! 34 ch 34 ch 34 ch 34 ch 3 GHz Analog Mux 50 GHz Sample 50 GHz ( Kb depth 4/2/1 GHz adjustable sample rate + - Real-Time Clocking State Machine Trigger State Machine 4 ch Trigger position variable from 0-65% pre-fill Independent MagniVu and Main triggers Always available in ALL clocking modes 50GHz MagniVu Timing 128 Kb 2.8 MHz State or 6.4 GHz Deep Timing 2M 256 Mb Internal DSO or TDS Scope (iview) 35
36 Glitch Errors Analog measurements time correlated with digital signals A3(3) glitches measured with external oscilloscope using the logic analyzer probes 36
37 Glitch Caused by PCB Reflection 臨 37
38 PCB Reflection error 2 ns Deep Timing & 20 ps MagniVu Timing 臨 38
39 Crosstalk Errors 39
40 Bus Delay Error 40
41 (Timing) / 0 0 更 更 力 ( 料 Level Actions.) 0 流 (Address, Data, Control...) 0 (race conditions),,
42 ( 狀 ) 4 / 4 LA 料, 料 4 (Setup) (Hold) 4 LA - 不 料 度 42
43 流 度 vs. 理 度 4 度不 流 度 33 MHz Clock = 11 MHz Bus Clock T1 T2 T3 One Bus Cycle R MHz Clock = 66 MHz Bus Clock One Bus Cycle One Bus Cycle 43
44 Setup / Hold Time Requirement DATA D Q OUTPUT CLOCK CK DATA OUTPUT CLOCK 44
45 Setup-Time 料 DATA D Q OUTPUT CLOCK CK DATA OUTPUT CLOCK Setup Hold 45
46 DATA D Q OUTPUT CLOCK CK DATA OUTPUT CLOCK? Setup Hold 46
47 DATA D Q OUTPUT CLOCK CK DATA OUTPUT? CLOCK Setup Hold 47
48 Hold-Time 料 DATA D Q OUTPUT CLOCK CK DATA OUTPUT CLOCK Setup Hold 48
49 Setup/Hold Violation Error Caused Glitch 50 GHz (20 ps) MagniVu Timing Data-in(0) changed 1.5 ns before the clock edge Flip-flop setup specification is 2.5 ns Glitch 49
50 Glitches: Some Causes Violation of Device Input Setup/Hold Timing 4 Input setup timing requirements 0Input signal has to be stable before the clock edge t setup t hold D Input Data 4 Input hold timing requirements 0Input signal has to be stable after the clock edge Clock Clock Input 50
51 D Flip-Flop Electrical Characteristics 51
52 Need for 125 ps. Timing Typical Digital Devices Clock Rate Setup Hold Altera Max 7000 PLD 200 MHz 2.5 ns 0.5 ns Lattice GAL22V10-7 PAL 133 MHz 4.5 ns 0 ns TI TMS320C DSP 80 MHz 5 ns 0 ns Motorola MCM69D536 SRAM 66 MHz 3 ns 1 ns Motorola MPC 860 Comm Controller 50 MHz 4 ns 2 ns IDT 72420L20 Synchronous FIFO 50 MHz 5 ns 1 ns Motorola Coldfire MCF 5206 Microcontroller 33 MHz 3 ns 3 ns Motorola MC68332 Microcontroller 16 MHz 5 ns 0 ns AMD 29DL800B Flash Memory 16 MHz 35 ns 0 ns TI FN74LVC573A Octal Latch n/a 2 ns 1.5 ns 52
53 State Operation Logic Analyzer Acquires Data on a Clock Edge 4 State is clocking external from the circuit under test 0Store data when valid - Synchronous 0Setup & hold violations 0Use for processor buses & state machines 53
54 Logic Analyzer State Acquisition Clocking is External (From the Target) Target Probing External Clocking Analysis & Display Acquisition Memory Trigger Control Logic Analyzer 54
55 Setup/Hold Violation State Acquisition and 50 GHz (20 ps) MagniVu Timing 55
56 Setup/Hold Violation Data-In Changed 375 ps before Clock edge 56
57 AutoDeskew Deskew 4 Automate Deskew of logic analyzer sample position 0Per channel analysis 0Supports external, external 2X, external 4X, and custom clock modes 57
58 AutoDeskew Verify 4 Verify logic analyzer sample position placement 0Utilizes setup/hold violation detection to verify the TLA s ability to capture valid data 58
59 Timing & State Operation Logic Analyzer Acquires Data on a Clock Edge 4 Timing is clocking internal to the logic analyzer 0Store at fixed intervals - Asynchronous 0Precise time interval measurement for signal to signal edges or pulse/event widths 0Capture glitches 4 State is clocking external from the circuit under test 0Store data when valid - Synchronous 0Use for processor buses & state machines 0Setup/hold violations 59
60 ( 狀 ) 4 0T PERIOD min. ( ) 0T CLOCK min. ( 度 high/low) 0T SU min. ( ) 0T H min. ( ) 4 0T SU min. + T H min. 4( ) 60
61 (Time stamp) 4 料 4 兩 4 料 61
62 料 4 狀 (State Analysis) 4 料 連 Data A - 1 Data A - 2 Data A - 3 Data A - 4 Data A - 5 Data B - 1 Data B - 2 Data B - 3 Data B - 4 Data B - 5 timestamp timestamp timestamp timestamp timestamp timestamp timestamp timestamp timestamp timestamp CORRELATION Data A - 1 Data A - 2 Data B - 1 Data A - 4 Data A - 5 Data B - 2 Data A - 2 Data A - 3 Data B - 3 Data A - 5 timestamp timestamp timestamp timestamp timestamp timestamp timestamp timestamp timestamp timestamp 62
63 狀 (State) / 0 理 0 ( ) 0 理 流 易 了 ( ; disassembly) 63
64 LA - 數 (asynchronous) (synchronous) 狀 (Trigger state machine) (Acquisition memory) 64
65 (Triggering) 4 LA 料 4 LA 料 4 65
66 來 4 ( ) 0 料識 ( ) 0 (Timer)/ 數 (Counters) 4 狀 / (Levels) 0 串列 4 (Actions) 0 度 0 列 料 66
67 4 Events Word Recognition Sequence Recognition External Event Actions Stop/Start Storage External Pulse Pause Data Storage Trigger Range Recognition Counter Timer Go State x Control Timer Control Counter 67
68 Trigger State Machine 4 列 4 狀 0Control Counters/Timers 0Go To State X 0Trigger other modules 0Trigger System Trigger State Machine State 0 State 1 State 2 State 3 68
69 Trigger State Machine 4 狀 0AND/OR Events 0If/Then/Else State 0 IF (test 0) Else Else Else IF IF (test 1) (test 2) IF (test 3) Conditions Conditions Conditions Conditions Actions Actions Actions Actions 69
70 Level vs. State Triggering 4 Level vs. State Triggering 0 列 理 vs. 列 理 4 State Triggering 0 念 = 量 70
71 Trigger Libraries 參數 0TLA Libraries 71
72 Triggering 4 更 易 0 4 0, 路, 列... 0If A, Then B, Else C 72
73 LA - 數 (asynchronous) (synchronous) 狀 (Trigger state machine) (Acquisition memory) 73
74 4 (Acquisition memory) 0 料 0 錄 度 0 度 (Deeper memory) = 更 ( 料 ) 4 (Transitional Timing) 力 4 (Qualified Storage) 力 74
75 度 CAUSE OF PROBLEM PRE-TRIGGER DATA VISIBLE SYMPTOM Trigger Point POST-TRIGGER DATA You CAN'T acquire this data without deeper memory! A B C EXAMPLE: TRIGGER POSITION: DATA CAPTURED: A End of Memory All Pre-Trigger B Center of Memory Half Pre-Trigger/ Half Post-Trigger C Beginning of Memory All Post-Trigger 75
76 I/O Program - Reads Data & Writes Data Initialize Idel Loop Data Read Process Data Wait for Device Ready Data Write Store Store 料 76
77 Simultaneous State/Timing - All Through The Same Probe Other Logic Analyzers Multiple probing connections Multiple probe loads per signal Complex user interface setup Extra cost TLA 7000 Series Single probing connection Single probe load per signal Easy-to-access Standard High-Speed Timing Modules General-Purpose Logic Analyzer Modules TLA 7000 Series Logic Analyzer Module 77
78 Logic Analyzer Support Package 78
79 Support Package 4 What do you need? 0CPU or Bus 0Package (DIP, PLCC, LCC, PGA, PQFP ) 0Run Control ( Like ICE function ) 4Non-intrusive tool 0High-Level Language support (IEEE 695, OMFx86 ) 0Monitor Multiple CPU or/and Bus 79
80 Support Package 4 Include Software, Adapter, Disassembly 0Need installation to LA 0Connect to Target Board 0Re-load the support package 0Setup Trigger condition 0Viewing the acquisition data in data window 80
81 Current Processor/Bus Support Intro 8086/ / DX 80386SX 80386EX i486 P54/P55 P6 8031/ /C196 80C196NX i960ca/cf i960jx i960hx i960rp 68000/ MCF5202/0 3 CPU32/ R3051/52/ /35/40 Z80 PPC60x TMS320C3 x APIC SCSI TMS Post- Intro 80c167 8x251Sx 8x296SA AGP 1X/2X i960rp/rd Pentium II Pentium III MCF5202/04/06 P54/55 MPC505/509 MPC860/821 MPC850/823/801 MPC8260 PPC750/740 PPC403 AMD K6-2 SH-3 Cyrix 6x86 68HC12 TMS320C6201 AGP4X RAMBUS 81 AE Support 1750a 29000/ c20/25/32/40/ /802/rc HC11/ c166 Arm core GPIB PacqMem 34/68/102/136 PPC603ev Serial TSC701 Z180 M-Core 80C3xx 80C5xx Third Party Support Compact PCI EISA/ISA MIPS R3081 MIPS R4000 MIPS R5000 MIPS RM5200 MIPS R7000 MIPS RC647x PCI (several variations) PCMCIA Card Bus SIMM DIMM S-DIMM USB VME MPC8240 Strong ARM SA x
82 Software Debug solution 4Multi-Processor Embedded Software requires: 0Disassembler Support (see Appendix A) 4Disassembler for processor support 082x0, 74xx, 7x0, 8x0, Mcore, 68K, ColdFire, DSP 4Disassembler for Bus support 0PCI-ExpressGen.2,SATA, Inifiniband, rapid I/O, PCI, CPCI, GBE, USB, 1394, GPIB, Micro channel, Utopia 4Disassembler for Memory structures 0DDRIII1600,RAMBUS, DDR266, DDR400, DDRII667,FBD, PC133, DIMM, SIMM 0Require Deep and Time correlated acquisition 4Micro to Micro Correlation 4Micro to Bus Correlation 4Up to 256M Trace depth per channel 4156ps Timestamp resolution on all channels 82
83 Embedded Software Debugging Real-time Hardware Trace Real-time Instruction Trace Source Code Debug Non-intrusive 83
84 High Level Source Debug 84
85 Integrated HW/SW Development Run Control tools Integrated with Logic Analyzers LA TRACE bridges the gap Run Control JTAG/BDM Ethernet or Parallel interface Target System Real-time Trace Logic Analyzer Probes 4 Utilize logic analyzers to capture information and integrate with run control tools 4 Unify display of data in a single window 4 Key features 0 Sync Wind River ICE with the LA (cross trigger, data transfer) 0 Trace in Wind River's debug window that integrates with the LA 0 Event generation: ability to generate events from Wind River's source window 85
86 Embedded Systems Development Tools 4 Run Control 0Ability to set hardware/software breakpoints 0Correlated real-time trace of executing software - with Logic Analyzer 0Event Trace capability in native software environment - with Logic Analyzer 0Code instrumentation - with Logic Analyzer 0Code profiling with Cache enabled - with Logic Analyzer 0RTOS Task awareness - with Logic Analyzer 4 Logic Analyzer 0Analog & digital signal acquisition & analysis 0Multiple bus capture 4 Diassassembler for Micro/Buses 4 Fully Correlated Real time analysis 86
87 Output Window of a Typical Trace System LA Real time trace Data 87
88 Function Profile 4 All information is extracted From Logic acquired Analyzer Data 0Full Time Stamp available from LA. 0Full Function profile Min, Max & Average Entry to Exit Time 88
89 Basic Trace and Breakpoints Hardware Code Breakpoint 4 Ability to Set Hardware Code Breakpoint 0Once the Logic Analyzer BP is set, Run the Target until the Breakpoint initiates the Target Stopped MSG (Trigger). 89
90 Logic Analyzer Setup 4 The Logic Analyzer is configured by LATrace to trigger on Signal Out will be generated by the TLA when is on Address bus. 90
91 Debugging in a Multiple-Bus Environment 91
92 Multi-Processor/Bus Environment - Typical Embedded System - Master MPC750 MIPS R7000 Memory Structure RAMBUS DDR SDRAM 603e core 603e core PowerQuiccII Slave 1 PCI/Local Utopia PowerQuiccII Slave 2 PCI/Local Utopia DSP / FPGA / ASIC (Wireless Application) D S x T el c o IF C n t l C P U DSP Codi ng Mod. Filte ring I B u s Q B u s D / A C L K I Q GBE 1394 USB M O D L O R F 92
93 Five Real-time Instruction TraceWindows FireWire PCI MIP S 93
94 Integrated Real-time Instruction Trace R7000 PCI 94
95 Review Platform Architecture Probing IView - Performance Analysis - Function profile Real-Time Correlated Instruction Trace - Conditional Trace - Code instrumentation - Task-Aware Trace 95
96 External Logic Analyzer Approach Revisited 4 Route internal signals to debug pins 0 Make use of the programmable nature of FPGAs Approach is useful but has limitations 0 Changing probe points often takes recompile 4 Recompile of design changes timing and uses up engineering time 0 1:1 relationship between internal probe points and debug pins limits visibility There is a better FPGAView FPGA Tektronix Logic Analyzer Probe FPGAView Software Test Mux JTAG Cable PC Board JTAG 96
97 Introducing A Better Way Real-Time Logic Debug Solution for Altera FPGAs A Tektronix, Altera and First Silicon Solutions (FS2) collaboration <<TLA picture>> <<picture>> <<screen shot>> 19 Supports all Tektronix TLA Logic Analyzers Supports complete range of Altera FPGAs FPGAView from First Systems Solutions 97
98 Real-Time Logic Debug Solution for Altera FPGAs Benefits 4Enables real-time debugging of Altera FPGAs 0For R&D engineers designing with Altera FPGAs 0Allows design teams to view the internal operation of their Altera FPGA design 0Allows correlation of these signals with other board signals 4Increases productivity and cuts debugging time 0Change internal probe points in instant no need to recompile your design 0Monitor multiple internal signals per debug pin 4Easier to use and less intrusive than other debug methodologies! 98
99 Real-Time Logic Debug Solution for Altera FPGAs overview 4 Software package developed by First Silicon Solutions ( 0 Supports Altera FPGA devices 0 Runs on Windows 2000 and Windows XP machines Function Multiplexer Control Software Logic Analyzer JTAG Cable Solution Altera Quartus II v5.1 FS2 FPGAView Tektronix TLA Series Logic Analyzer, running v4.3 or later Altera USB-Blaster or ByteBlaster PC Board FPGAView Software FPGA Altera Quartus II v5.1 Logic Analyzer Interface Tektronix Logic Analyzer Probe USB-Blaster or ByteBlaster JTAG 99
100 Using FPGAView 4 Easy Steps Create the Logic Analyzer Interface Block Configure FPGAView for your debug environment Map FPGA Pins to Logic Analyzer Make Your Measurement 4 Step 1 - Create the Logic Analyzer Interface Block 4 Step 2 - Configure FPGAView for your debug environment 4 Step 3 - Map FPGA Pins to Logic Analyzer 4 Step 4 - Make Your Measurement 100
101 Using FPGAView Step 1 Create the Logic Analyzer Interface Block 4Use Altera Quartus II Logic Analyzer Interface Editor to define and insert Logic Analyzer Interface 0Available in all editions of Quartus II, including free Web Edition Specify number of debug pins Specify Number of Banks Specify Mode Specify Clock (if using State Mode) Power-Up Mode 101
102 Using FPGAView Step 2 Configure FPGAView for your debug environment Specify JTAG Interface Specify TLA Interface Open.lai file 102
103 Using FPGAView Step 3 Map FPGA Pins to Logic Analyzer 4Use FPGAView to connect FPGA pins to logic analyzer 0Enables automatic channel name updating 0Drag & Drop operation 0Supports multiple LAIs / FPGAs / TLA modules 103
104 Using FPGAView Step 4 Make Your Measurement 4 Use Bank pull-down list to select Bank to measure 0 After selection, FPGAView sets up LAI via JTAG 0 Programs the TLA with the proper signal names 4 Makes it easy to interpret measurement results 4 Easily switch internal probe points by selecting a different Bank 0 No need to recompile your design 4 Correlate FPGA signals with other signals in your system 104
105 105 Introducing the Next Generation of the TLA 7000 & TLA5000Series of Logic Analyzers
106 TLA FAMILY 106
107 Expand the view of your analysis cm 26.4 cm TLA Largest display on a logic analyzer! 15 Active TFT 107
108 Easier Access to Results 4 Windows XP Remote Desktop - Send only the screen 4 New Remote Hosted Mode - Send the data for full analysis Lab #1 LAN Internet Lab #2 Lab #3 108
109 TLA7000 Mainframes 4 TLA7012 Portable Mainframe 2 Module Mainframe 4 TLA7016 Benchtop Mainframe 6 Module Mainframe 109
110 TLA7012 Portable Mainframe 2 Module Mainframe Product Overview World s largest display on LA 15 inch 38.1 cm (1024x768 resolution) Optional touch screen Compatible with all TLA Modules 6x faster system data throughput PC Hosted UI with V5.0/5.1 TLA App SW Same width & depth as TLA715 2 inch 5.1 cm taller for larger display 110
111 TLA7012 Portable Mainframe 2 Module Mainframe Product Details Intel 2 GHz Pentium M-760 Intel 915GM chipset (533 MHz FSB) 1 GB DDR2 RAM (expandable to 2 GB) Gigabit Ethernet (GbE) LAN 7 USB 2.0 ports (3 front + 4 rear) 4.7 GB DVD R/RW drive Removable GB SATA 7200 RPM Hard Drive Dual external display outputs (1600x1200) Optional 3.5 USB floppy available No PC Card, PS/2, serial nor parallel ports USB-to-serial/parallel adapters available via 3 rd parties Windows XP Pro + SP2 with Multilingual User Interface Pack (34 languages) USB Security Block for secure environments 111
112 TLA7012 Portable Configurations LAN 1 2 GbE Switch LAN 4 GbE Switch TLA7012 TLA7012 TekLink Cable TLA7012 Customersupplied PC TLA LAN GbE Switch TL708EX Hub TekLink Cable TLA7012 TekLink Cable TLA7016 Config Master Expansion Max # Modules Max # Chs 1 Portable Only Portable 1 Portable Portable 1 Benchtop 8 1,088 4 Portable 7 Portables 16 2,176 TLA
113 TLA7016 Benchtop Mainframe 6 Module Mainframe Product Overview Supports up to 6 TLA modules Compatible with all TLA Modules Requires external PC running TLA App Gigabit Ethernet Slot0 Interface Module that supports DHCP client capability 6x faster system data throughput PC Hosted UI with V5.0/5.1 TLA App SW SW configurable as master or expansion Upgrade kit for TLA720, TLA721 & TLA7XM with ALL TLA7016 features 113
114 TLA7016 Benchtop Mainframe Accessories TLA7PC1 Benchtop Controller TLA7PC1 Benchtop Controller xx 21 Flat-Panel Display Intel 3 GHz Pentium 4 Intel 865G chipset (800 MHz FSB) 1 GB DDR2 RAM (expandable to 2 GB) Gigabit Ethernet (GbE) LAN 6 USB 2.0 ports (2 front + 4 rear) 4.7 GB DVD R/RW drive Removable GB SATA 7200 RPM Hard Disk Optional external 3.5 USB floppy available 3x PS/2 (1 front & 2 rear), 1x serial and 1x parallel 3x full-size PCI slots (32-bit, 33 MHz) Windows XP Pro + SP2 with Multilingual User Interface Pack (34 languages) 21 Flat Panel Display 1600x1200 native resolution with DVI-D & 15-pin D-Sub inputs xx GbE 16-port Switch GbE Switch 16 autosensing ports TL708EX 8-port Instrument Hub and Expander TL708EX Used to connect 3-to-8 TLA701x mainframes Supports data communication, run control & real-time triggering Simple plug-and-play operation 114
115 TLA7016 Benchtop Configurations LAN LAN 1 TLA7PC1 Tek PC -OR- GbE Switch 3 TLA7PC1 Tek PC -OR- GbE Switch TLA7016 TLA7016 Customer-supplied PC 2 TLA7PC1 Tek PC GbE Switch LAN Customer-supplied PC TL708EX Hub -OR- TekLink Cable TLA7016 TekLink Cable Customer-supplied PC Config Master Expansion 1 Benchtop Only Benchtop 1 Benchtop 3 Benchtop 7 Benchtops TLA7016 Max # Modules Max # Chs 816 1,632 6,528 TLA
116 Easily reconfigure your logic analysis systems TLA721 and TLA7XM-Based System New TLA7016-Based System LAN GbE Switch TLA7016 TLA7PC1 Tek PC TLA7016 -OR - TL708EX Hub 4 30 Big Cables screws 4 20 TLA7XM Modules Customer-supplied PC 4 8 GbE LAN Cables 4 8 TekLink Cables 0 32 screws 4 No TLA7XM Modules 50% fewer cables, easier connections, and no specialized expansion mainframes or modules! TekLink Cable 116
117 V5.0 TLA Application Software Features Simpler navigation with new lookand-feel Explorer window Toolbar buttons Tabbed windows Automated LA data measurements Hosted mode for online or offline operation from external PC Replaces TLAVu Simultaneously connect to multiple TLAs from one PC Only one TLA App-Offline per PC Compatible with all pre-v5.0 TLA setups and data V5.0/5.1 SW Runs On: TLA7012 & TLA7016 TLA520x TLA715 & TLA721 TLA714/720 TLA60x/61x/62x Any PC with WinXP Pro or Win2K Pro Compatible with: Windows XP Professional Windows 2000 Professional 117
118 Locate and Analyze your Problems More Efficiently Industry First Automated Digital Measurements and Drag-and-Drop Triggers 118
119 119
120 Automated 120 LA Data Measurements
121 121
122 Drag-n-drop 122 Triggering
123 Introducing the TLA7A/Bxx Logic Analyzer World's First and Fastest SiGe Logic Analyzer Enhanced iview - Simultaneous Analog & Digital Through the Same Probe Connectorless Compression High-Density Probing 123
124 The TLA7Axx Logic Analyzer Generational Advance! MagniVu Timing 8 GHz World s Fastest Channels 34 to 136 Ch 680 Ch Merged Ch Max State Clock Rate 800 MHz Up to 1.25 Gb/s Data Rate Deep Timing Mb World s Deepest Analog Probe Outputs Any of 136 ch Multiplexed to 4 Analog 2 GHz World s First Logic Analyzer with Analog Mux 124
125 TLA7Axx Module Overview 4 34, 68, 102 & 136 channel modules 4 8 GHz MagniVu 16 Kb MHz deep 64 Mb (all ch) 4 1 GHz deep 128 Mb (1/2 ch) 4 2 GHz deep 256 Mb (1/4 ch) MHz 64 Mb (all ch) MHz 128 Mb (1/2 ch) Gb/s 256 Mb (1/4 ch) 4 Next Gen family of high-performance 0.7 pf probes 4 2 GHz analog mux provides any of 136ch to 4 ch analog probe output BNC 125
126 TLA7Axx Module Characteristics 4 34, 68, 102 & 136 channel modules 4 Up to 680 channels with 5 merged modules 0 All merged channels operate off single timebase 0 Only 102 & 136 channel modules can be merged 4 Up to 8,160 channels with 60 modules 0 TLA721 with 10 TLA7XM expansion mainframes 0 Typical correlation accuracy of 2 ns with any other module 4 4 Analog Probe Output BNCs on every module 4 Securely attach probes-to-module and modules-to-mainframe with captive screws 126
127 The TLA7Bxx Logic Analyzer Generational Advance! MagniVu Timing 50 GHz World s Fastest Channels 34 to 136 Ch 680 Ch Merged - 8,160 Ch Max State Clock Rate 1400 MHz Up to 2.8 Gb/s Data Rate Deep Timing Mb World s Deepest Analog Probe Outputs Any of 136 ch Multiplexed to 4 Analog 3 GHz World s First Logic Analyzer with Analog Mux 127
128 New TLA module TLA7ACx Product TLA7AC2 TLA7AC3 TLA7AC4 Channels per Module MagniVu Timing 125 ps (8 16 Kb Deep Timing 500 ps (2 GHz) (1/4 channels) 1 ns (1 GHz) (1/2 channels) 2 ns (500 MHz) (all channels) State Clock/Data Standard 235 MHz Optional 450MHz Analog Mux (icapture) Standard Fixed Analog Outputs with 2 GHz Analog Bandwidth Optional Full Analog Mux Control with 2 GHz Analog Bandwidth Record Length Probes Standard - 2 Mb Optional - 8 Mb, 32 Mb, 128 Mb All P6800/P6900 Series probes 128
129 New TLA&Bxx module DIGITAL CHARACTERISTICS TLA7BB2 TLA7BB3 TLA7BB4 Digital Channels High Speed Timing (MagniVu) Deep Memory Timing State Speed Memory Depth Probes Analog Mux GS/s (20ps)-128k 800/1600/3200/6400 MS/s 1.4GHz/2.8Gbps Standard 2Mb, Maximum 64Mb P68xx and P69xx 3 GHz 129
130 Enhanced iview 4 iview - Integrated View 0 Introduced May Integrated view of analog and digital on a single TLA display 0 Still required separate LA & scope probes 4 Enhanced iview 0 Adds single analog and digital probing to iview Enhanced iview Single analog and digital probing with integrated view of analog and digital on a single TLA display. 130
131 Breakthrough Acquisition Technology iview BREAKTHROUGH TECHNOLOGY 50 GHz Timing Simultaneous with up to 2.8 MHz State with up to 3 GHz Analog Anytime on any channel on any model without reconnecting or reacquiring! 34 ch 34 ch 34 ch 34 ch 3 GHz Analog Mux GHz Sample r Real-Time Clocking State Machine Trigger State Machine 50 GHz MagniVu Timing 128 Kb 2.8 GHz State or 6.4 GHz Deep Timing 2M Kb 256 Mb 4 ch Internal DSO or TDS Scope (iview) 80 ps glitch triggering & storage with 20 ps resolution 40 ps setup & hold time violation triggering with 20 ps resolution State sample point adjustable per channel with 20 ps resolution 20 ps timestamp resolution provides precise time correlation of all data - automatically! Separate MagniVu Trigger independent from main module trigger 131
132 TLA7A/Bxx Analog Probe Outputs 4 Single-point digital & analog probing! 4 3 GHz analog bandwidth on all channels 4 Any of up to 136 logic analyzer input channels multiplexed (10x attenuation) to 4 analog output BNCs (50Ω) 4 Analog probe outputs are always 'live': 0 Use external TDS oscilloscope to monitor signals when TLA7Axx idle 0 Convenient access for other instruments 132
133 Simultaneous 3 GHz Analog Measurements Through the Same Logic Analyzer Probe External TDS oscilloscope or TLA oscilloscope modules DPO7000 TLA7Dx/Ex DSA/DPO70k/7k 133
134 Supported Tektronix Oscilloscopes 4 DSA70000 series DPO 0 20GHz bandwidth, 50 Gs/s sample rate 4 TDS7000 Series DPO 0 4 GHz bandwidth, 20 Gs/s sample rate 4 CSA7000 Series DPO 0 4 GHz bandwidth, 20 Gs/s sample rate 4 TDS6000 Series DSO 0 6 GHz bandwidth, 20 Gs/s sample rate 4 TDS3000/3000B Series DPO MHz bandwidth, 2.5 Gs/s sample rate 4 Selected TDS600/700 Series Models 0 TDS724D/754C/754D/784C/784D/794D 0 TDS654C/684C/694C All DSA/DPO70K and 7k oscilloscopes require firmware V1.2 or later to work with iview. Before using any oscilloscope with iview, it is recommended that you install the latest firmware upgrade available from Tektronix ( 134
135 The icapture Toolset 4Quickly and easily find and characterize both analog and digital anomalies with the icapture tool set. 0 iview displays automatically time-correlated analog and digital data in a single logic analyzer display 0 iconnect enables simultaneous digital and analog acquisition through a single probe 0 iverify enables multi-channel analysis and validation using oscilloscope-generated eye diagrams 135
136 iview 4 iview displays automatically timecorrelated analog and digital data in a single logic analyzer display 136
137 Analog Mux Now iconnect 4 iconnect enables simultaneous digital and analog acquisition through a single logic analyzer probe 137
138 iverify 4 iverify enables multichannel analysis and validation using oscilloscope-generated eye diagrams 138
139 iverify 4 Quickly generate highresolution eye diagrams on multiple channels. 4 Analyze the data by performing measurements 0 Horizontal and vertical histograms 0 Eye-limit 0 4-point and 6-point polygon masks 0 Upper and lower masks 0 Slope 0 Statistical measurements 139
140 iverify Horizontal and Vertical Histograms 4 Perform Horizontal and Vertical Histograms Simultaneously 4 Provides Hit Data in Window Below 140
141 iverify Eye Limit Measurement 4 Automatic Eye Limit Measurement 0Eye Height 0Eye Width 141
142 iverify Four and Six Point Polygon Measurement 4 Four Point and Six Point Polygon Measurements with Number of Hits in Mask 142
143 iverify Slope Measurement 4 Automatic Slope Measurement in s/v 143
144 iverify Highlight Channel 4 Highlight Single Channels to Locate Problem Signals Quickly 144
145 LA Module Standard Probe 4 17 channels per probe (16 data + 1 clock/data) 4 Industry-standard podlets 4 Acquires Simultaneous 2 GHz Timing and 200 MHz State 4 2 pf probe loading P6419 P
146 New High-Density Probe 4 Connects 34 channels in an extremely small area 4 Full performance: 200 MHz state and 2 GHz timing 4 Less than 2.5 pf capacitive loading 4 Integral latching mechanism assures reliable connection 146
147 P68xx/P69xx Logic Analyzer Probe Overview 4 P Ch General-Purpose Probe 4 P Ch High-Density Probe 4 P Ch High-Density Probe 4 P Ch High-Density Differential Probe 4 P Ch High-Density Differential Probe P6810 General-Purpose P6860 High-Density P6880 Differential High-Density 147
148 P68xx SiGe Probe Technology Probing BREAKTHROUGH 0.7 pf TOTAL Input Capacitance P6860 High-Density P6880 Differential High-Density P6810 General-Purpose 148
149 34-Ch High Density Active Probe 4 Simultaneous digital & analog measurements 4 High-density compression probing V to +5.5 V operating range 4 Minimum input signal swing mv or 25% of signal swing, whichever is greater (single-ended) mv swing each side (differential) 4 +/-(25 mv +1%) digital threshold accuracy 4 Minimal loading of KΩ to ground Two 17 ch probe heads 4 Spare elastomer holders 4 2 ea Thin (Black) 4 2 ea Thick (Gray) 4 PCB layout details in P6810/60/80 Probe Manual 149
150 34-CH High-Density Differential Active Probe Four 8/9 ch probe heads 4 Simultaneous digital and analog measurements 4 High-density compression probing 4 4 probe-heads support 8/9 Channels each (9 w/ clock/qual) 4 2x mode and 4x modes utilize 2 and 1 probe-head respectively 4 Full differential and single-ended data inputs and clock/quals V to +5.5 V operating range 4 Minimum input signal swing mv or 25% of signal swing, whichever is greater (single-ended) mv swing each side (differential) 4 +/-(25 mv +1%) threshold accuracy 4 Minimal loading of KΩ to ground 4 Spare elastomer holders 4 2 ea Thin (Black) 4 2 ea Thick (Gray) 4 PCB layout details in P6810/60/80 Probe Manual 150
151 TLA7Axx Differential Definitions For differential signals, the magnitude of the voltage difference Vmax Vmin (and Vmin-Vmax) must be greater than or equal to 150 mv. 151
152 High Density Compression Probing No PCB Connectors Required No PCB Connectors Costs Secure & Reliable Connections For P68xx probe design-in information: Refer to P68xx Probe Instruction 152
153 34-Ch General-Purpose Active Probe 34 Podlets 4 Simultaneous digital & analog measurements 4 P6417 like with 34-individual active channel podlets 4 Full differential & single-ended data & clock/quals " and 2mm podlet & lead-set connection capability V to +5.5 V operating range 4 Minimum input signal swing mv or 25% of signal swing, whichever is greater (single-ended) mv swing each side (differential) 4 +/-(25 mv +1%) threshold accuracy KΩ to ground loading 4 Probing accessories standard: 4 2 x 1ch leadsets 4 4 x 8ch single-ended leadsets 4 4 x 8ch differential leadsets 4 40 SMT KlipChips 153
154 The debug power you need; the simplicity you want; and a price you can afford. TLA5000 Series Logic Analyzers 154
155 Unequaled High Performance Features GHz Deep Memory Timing ps MagniVu Timing MHz State Mb Deep Memory 155
156 Banner Specifications TLA5201 TLA5202 TLA5203 TLA5204 Channels General-Purpose Deep Timing Memory Timing MagniVu High-Res Timing 2GHz/1GHz/500MHz (Quarter/Half/Full Ch) Ch) 125 ps (8GHz) State 235MHz Memory 2Mb Std 8Mb Opt 32Mb-Opt 156
157 TLA 7000/5000 Series: The Logic Analyzer for the Entire Digital Design Team Breakthrough Solutions for H/W and S/W Debug David Yang (02)
158 158 Thank You For Attending!
52C-14266-5
逻 辑 分 析 仪 基 础 知 识 入 门 手 册 www.tektronix.com.cn/logic_analyzers 15 入 门 手 册 目 录 引 言 3-4 起 源 3 数 字 示 波 器 3 逻 辑 分 析 仪 4 逻 辑 分 析 仪 操 作 5-13 连 接 被 测 系 统 5 探 头 5 设 置 逻 辑 分 析 仪 7 设 置 时 钟 模 式 7 设 置 触 发 7 采 集 状
投影片 1
2 理 1 2-1 CPU 2-2 CPU 理 2-3 CPU 類 2 什 CPU CPU Central Processing Unit ( 理 ), 理 (Processor), CPU 料 ( 例 ) 邏 ( 例 ),, 若 了 CPU, 3 什 CPU CPU 了, 行, 利 CPU 力 來 行 4 什 CPU 5 2-2-1 CPU CPU 了 (CU, Control Unit) / 邏
邏輯分析儀的概念與原理-展示版
PC Base Standalone LA-100 Q&A - - - - - - - SCOPE - - LA - - ( Embedded ) ( Skew ) - Data In External CLK Internal CLK Display Buffer ASIC CPU Memory Trigger Level - - Clock BUS Timing State - ( Timing
P4VM800_BIOS_CN.p65
1 Main H/W Monitor Boot Security Exit System Overview System Time System Date [ 17:00:09] [Fri 02/25/2005] BIOS Version : P4VM800 BIOS P1.00 Processor Type : Intel (R) Pentium (R) 4 CPU 2.40 GHz Processor
Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family
small, speedy, safe Eextremely modular Up to 64 modules per bus de Quick reaction time: up to 20 µs A new Member of the Cube Family Murrelektronik s modular I/O system expands the field-tested Cube family
P4i45GL_GV-R50-CN.p65
1 Main Advanced Security Power Boot Exit System Date System Time Floppy Drives IDE Devices BIOS Version Processor Type Processor Speed Cache Size Microcode Update Total Memory DDR1 DDR2 Dec 18 2003 Thu
P4V88+_BIOS_CN.p65
1 Main H/W Monitor Boot Security Exit System Overview System Time System Date [ 17:00:09] [Wed 12/22/2004] BIOS Version : P4V88+ BIOS P1.00 Processor Type : Intel (R) Pentium (R) 4 CPU 2.40 GHz Processor
P4Dual-915GL_BIOS_CN.p65
1 Main H/W Monitor Boot Security Exit System Overview System Time System Date Total Memory DIMM 1 DIMM 2 [ 14:00:09] [Wed 01/05/2005] BIOS Version : P4Dual-915GL BIOS P1.00 Processor Type : Intel (R) Pentium
2/80 2
2/80 2 3/80 3 DSP2400 is a high performance Digital Signal Processor (DSP) designed and developed by author s laboratory. It is designed for multimedia and wireless application. To develop application
热设计网
例 例 Agenda Popular Simulation software in PC industry * CFD software -- Flotherm * Advantage of Flotherm Flotherm apply to Cooler design * How to build up the model * Optimal parameter in cooler design
775i65PE_BIOS_CN.p65
1 Main H/W Monitor Boot Security Exit System Overview System Time System Date [ 14:00:09] [Wed 10/20/2004] BIOS Version : 775i65PE BIOS P1.00 Processor Type : Intel (R) CPU 3.20 GHz Processor Speed : 3200
逢 甲 大 學
益 老 年 不 易更 例 不 異 列 - I - 錄 錄 流 錄 六 來 錄 - II - 錄 錄 錄 錄 錄 錄 參 料 錄 - III - 料 讀 讀 錄 讀 數 錄 錄 錄 錄 錄 - IV - 錄 錄 行 錄 錄 錄 錄 讀 錄 錄 錄 讀 錄 錄 - V - 了 說 力 兩 了 - 1 - 列 邏 路 列 不 不 FLEX 10K Devices at a Glance Feature
Microsoft PowerPoint - STU_EC_Ch08.ppt
樹德科技大學資訊工程系 Chapter 8: Counters Shi-Huang Chen Fall 2010 1 Outline Asynchronous Counter Operation Synchronous Counter Operation Up/Down Synchronous Counters Design of Synchronous Counters Cascaded Counters
Serial ATA ( Silicon Image SiI3114)...2 (1) SATA... 2 (2) B I O S S A T A... 3 (3) RAID BIOS RAID... 5 (4) S A T A... 8 (5) S A T A... 10
Serial ATA ( Silicon Image SiI3114)...2 (1) SATA... 2 (2) B I O S S A T A... 3 (3) RAID BIOS RAID... 5 (4) S A T A... 8 (5) S A T A... 10 Ác Åé å Serial ATA ( Silicon Image SiI3114) S A T A (1) SATA (2)
solutions guide
solutions guide Tridium 01 Table of Contents Tridium... 1 Frameworks... 4 Niagara AX Framework... 5 Sedona Framework... 6.... 7 NPM... 8 Sedona Chip... 9 AX Supervisor... 10 AX SoftJACE...11...12. JACE
Embargoed until May 4, 2004 EXPRESS 40 NI HQ 3000 1000 5000 ~ 500 10% / 500 85% NI LabVIEW 7 Express Express EXPRESS : #1 GPS Navigation PC/WWW/Email CD+RW Mobile Phone PDA DVD+RW Satellite Car Alarm/Radio
Guide to Install SATA Hard Disks
SATA RAID 1. SATA. 2 1.1 SATA. 2 1.2 SATA 2 2. RAID (RAID 0 / RAID 1 / JBOD).. 4 2.1 RAID. 4 2.2 RAID 5 2.3 RAID 0 6 2.4 RAID 1.. 10 2.5 JBOD.. 16 3. Windows 2000 / Windows XP 20 1. SATA 1.1 SATA Serial
MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / & 150KW / ( 10 ms ~ 99 hours)
MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / &150KW / ( 10 ms ~ 99 hours) 10 100 / PROGRAMMABLE DC POWER SUPPLY MODEL 62000H SERIES USB
投影片 1
4 1 4-1 類 料, 兩 類 2 類 RAM (Random Access Memory, ) ROM (Read Only Memory, 讀 ) 兩, 類, 見 3 類 4 說 CPU, 料都, CPU 行 理 不 力 料, 料便, 料便, 料, CPU 料, 便 料, CPU 行 理 5 料 索 了 便 錄 讀 錄 度 量 量 6 (Virtual Memory) 數 Windows Linux
1.ai
HDMI camera ARTRAY CO,. LTD Introduction Thank you for purchasing the ARTCAM HDMI camera series. This manual shows the direction how to use the viewer software. Please refer other instructions or contact
Agenda PXI PXI
PXI 2005 3 Agenda PXI PXI PXI 1997 VXI 1980 & 1990 GPIB 1970 GPIB 70 IEEE 488.1/488.2 1.5Mb/s GPIB 15 (488.2 SCPI) GPIB GPIB GPIB / 80 VXI VME extensions for Instruments 40MB/s (GPIB 40 ) / VXI 80 VXI
K7VT2_QIG_v3
............ 1 2 3 4 5 [R] : Enter Raid setup utility 6 Press[A]keytocreateRAID RAID Type: JBOD RAID 0 RAID 1: 2 7 RAID 0 Auto Create Manual Create: 2 RAID 0 Block Size: 16K 32K
Olav Lundström MicroSCADA Pro Marketing & Sales 2005 ABB - 1-1MRS755673
Olav Lundström MicroSCADA Pro Marketing & Sales 2005 ABB - 1 - Contents MicroSCADA Pro Portal Marketing and sales Ordering MicroSCADA Pro Partners Club 2005 ABB - 2 - MicroSCADA Pro - Portal Imagine that
Ác Åé å Serial ATA ( Sil3132) S A T A (1) SATA (2) BIOS SATA (3)* RAID BIOS RAID (4) SATA (5) SATA (a) S A T A ( S A T A R A I D ) (b) (c) Windows XP
Serial ATA ( Sil3132)...2 (1) SATA... 2 (2) B I O S S A T A... 3 (3) RAID BIOS RAID... 6 (4) S A T A... 10 (5) S A T A... 12 Ác Åé å Serial ATA ( Sil3132) S A T A (1) SATA (2) BIOS SATA (3)* RAID BIOS
Progress Report of BESIII Slow Control Software Development
BESIII 慢控制系统高压和 VME 监控 系统的设计和实现 陈锡辉 BESIII 慢控制组 2006-4-27 Outline Design and implementation of HV system Features Implementation Brief introduction to VME system Features Implementation of a demo Tasks
BC04 Module_antenna__ doc
http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 1 of 10 http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 2 of 10 http://www.infobluetooth.com TEL:+86-23-68798999
untitled
流 Developing fluidic self-assembly technology for small devices 行 93 年 6 1 93 年 11 30 400 行 金 93 年 11 30 數 量 不 年 來 了 流 利 流 流 流 力 料 見 料 力 兩 不 料 度 不 錄 數 錄 率 不 流 量 流 30x10x0-20cm 流 流 良 率 流 力 I Abstract In
P3B-F Pentium III/II/Celeron TM
P3B-F Pentium III/II/Celeron TM 1999 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 13 R PS2 KBMS USB COM1 COM2 JTPWR ATXPWR PWR_FAN CPU_FAN Row 0 1 2 3 4 5 6 7 DSW JP20
+01-10_M5A_C1955.p65
Notebook PC User s Manual C1955 1.01 2005 4 2 50 70 3 (0 30 ) (50 122 ) 4 pre-load Fn+F7 5 ...2...3...6 1-1...12...12...13...14...15...16...17 1-2...18 1-3...20...20...21...21...21...21...22...22...22...22...23...23
Ch03_嵌入式作業系統建置_01
Chapter 3 CPU Motorola DragonBall ( Palm PDA) MIPS ( CPU) Hitachi SH (Sega DreamCast CPU) ARM StrongARM CPU CPU RISC (reduced instruction set computer ) CISC (complex instruction set computer ) DSP(digital
untitled
Portable Electrode B91901070 B91901133 量 ECG 路 更 量 路 performance RF 量 路 Portable Electrode 便利 量 portable electrode 路 濾 濾 行 electrode 類 FM modulation scheme ECG 類 數 RF RF demodulate 利 Elvis Labview ECG
Edge-Triggered Rising Edge-Triggered ( Falling Edge-Triggered ( Unit 11 Latches and Flip-Flops 3 Timing for D Flip-Flop (Falling-Edge Trigger) Unit 11
Latches and Flip-Flops 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop 11.6 J-K Flip-Flop 11.7 T Flip-Flop 11.8 Flip-Flops with additional Inputs
untitled
參 例 邏 說 邏 () 1. VB 2005 Express 說 2. 1 3. 2 4 4. 3 理念 說 識 量 李 龍老 立 1. 理 料 2. 理 料 3. 數 料 4. 流 邏 念 5. 良 6. 讀 行 行 7. 行 例 來 邏 1. 說 2. 說 理 類 3. 良 4. 流 邏 念 5. 說 邏 理 力 令 1. 2. 3. 4. 5. 1 參 料 念 1. ( Visual Basic
Microsoft PowerPoint - Sens-Tech WCNDT [兼容模式]
![Microsoft PowerPoint - Sens-Tech WCNDT [兼容模式]](/thumbs/89/100680326.jpg "Microsoft PowerPoint - Sens-Tech WCNDT [兼容模式]")
X-ray data acquisition systems for NDT applications 技股份有限公司 先锋科技股份有限公司 科技股份有限公司 先锋科技股份有限公司 www Sens-Tech Ltd UK based company 40 Staff Specialise in detection and data acquisition systems for light and
PTS7_Manual.PDF
User Manual Soliton Technologies CO., LTD www.soliton.com.tw - PCI V2.2. - PCI 32-bit / 33MHz * 2 - Zero Skew CLK Signal Generator. - (each Slot). -. - PCI. - Hot-Swap - DOS, Windows 98/2000/XP, Linux
5 6 6 7 7 8 8 9 9 9 9 10 10 10 10 11 11 11 11 11 12 13 13 14 15 17 17 17 18 18 19 19 19 20 20 21 21 22 22 22 23 / 24 24 24 XY 24 Z 25 XYZ 25 25 26 26
5 6 6 7 7 8 8 9 9 9 9 10 10 10 10 11 11 11 11 11 12 13 13 14 15 17 17 17 18 18 19 19 19 20 20 21 21 22 22 22 23 / 24 24 24 XY 24 Z 25 XYZ 25 25 26 26 27 27 28 28 28 29 29 29 29 30 30 31 31 31 32 www.tektronix.com
P3V4X JumperFree TM
P3V4X JumperFree TM 1999 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 1 2 3 4 5 6 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 13 19.3cm (7.6in) COM1 COM2 PS2KBMS JTPWR
AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING
AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING 前言 - Andrew Payne 目录 1 2 Firefly Basics 3 COMPONENT TOOLBOX 目录 4 RESOURCES 致谢
Logitech Wireless Combo MK45 English
Logitech Wireless Combo MK45 Setup Guide Logitech Wireless Combo MK45 English................................................................................... 7..........................................
AL-M200 Series
NPD4754-00 TC ( ) Windows 7 1. [Start ( )] [Control Panel ()] [Network and Internet ( )] 2. [Network and Sharing Center ( )] 3. [Change adapter settings ( )] 4. 3 Windows XP 1. [Start ( )] [Control Panel
9 什 么 是 竞 争 与 冒 险 现 象? 怎 样 判 断? 如 何 消 除?( 汉 王 笔 试 ) 在 组 合 逻 辑 中, 由 于 门 的 输 入 信 号 通 路 中 经 过 了 不 同 的 延 时, 导 致 到 达 该 门 的 时 间 不 一 致 叫 竞 争 产 生 毛 刺 叫 冒 险 如
FPGA 工 程 师 面 试 试 题 一 1 同 步 电 路 和 异 步 电 路 的 区 别 是 什 么?( 仕 兰 微 电 子 ) 2 什 么 是 同 步 逻 辑 和 异 步 逻 辑?( 汉 王 笔 试 ) 同 步 逻 辑 是 时 钟 之 间 有 固 定 的 因 果 关 系 异 步 逻 辑 是 各 时 钟 之 间 没 有 固 定 的 因 果 关 系 3 什 么 是 " 线 与 " 逻 辑, 要 实
國科會專題研究計畫成果報告撰寫格式說明
流 列 車 路 列 車 行 力 流 量 列 車 流 列 車 不 路 度 力 力 率 量 拉 列 車 例 立 列 車 力 數 兩 年 行 年 度 拉 列 車 力 列 車 行 數 立 列 車 路 列 車 Abstract In this project we set to develop the characteristics relating train dynamics to power demand
如何使用MyNSLab(MNSL)完成老師指派的作業(學生篇)
Section Page 1. 2. MNSL A.. MyNorthStarLab 老. 行 曆 12. 1. G. 說 H. 1 STUDENT'S QUICK START GUIDE STEP 1: Before You Register STEP 1 Browser Tune-up Check and System Requirements Go to www.mynorthstarlab.com
Microsoft Word - HC20138_2010.doc
Page: 1 of 7 Date: April 26, 2010 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:
1 CPU
2000 Tel 82316285 82317634 Mail liuxd@buaa.edu.cn 1 CPU 2 CPU 7 72 A B 85 15 3 1/2 M301 2~17 : 3/4 1/2 323 IBM PC 1. 2. 3. 1. 2. 3. 1.1 Hardware Software 1.2 M3 M2 M1 1.2 M3 M1 M2 M2 M1 M1 M1 1.2 M3 M1
Cadence SPB 15.2 VOICE Cadence SPB 15.2 PC Cadence 3 (1) CD1 1of 2 (2) CD2 2of 2 (3) CD3 Concept HDL 1of 1
Cadence SPB 15.2 VOICE 2005-05-07 Cadence SPB 15.2 PC Cadence 3 (1) CD1 1of 2 (2) CD2 2of 2 (3) CD3 Concept HDL 1of 1 1 1.1 Cadence SPB 15.2 2 Microsoft 1.1.1 Windows 2000 1.1.2 Windows XP Pro Windows
PCI Express
PCI Express 1-Gigabit Wall Chip-to-Chip Line Card Interconnect PL2 PCI PL3 SFI-4/SPI-4 SFI-5/SPI-5 2.488-3.125 Gbps 16 ch 3GIO I/O Interconnect Rapid I/O (Parallel) HyperTransport Rapid I/O (Serial) 1.25,
ARM JTAG实时仿真器安装使用指南
ARM JTAG Version 1.31 2003. 11. 12 ARM JTAG ARM JTAG.3 ARM 2.1.4 2.2.4 ARM JTAG 3.1 18 3.2 18 3.2.1 Multi-ICE Server.18 3.2.2 ADS..21 ARM JTAG 4.1 Multi-ICE Server 33 4.1.1 Multi-ICE Server..... 33 4.1.2
untitled
1 錄... 4... 4... 4... 4... 4 列... 5... 5... 5... 5 E-Vista 數... 6 1.1... 6 1.2... 10 1.4 E-Vista 數... 19 1.5 E-Vista 數... 19 E-Vista 說... 21 2.1 E-Vista 說... 21 2.1.1... 21 2.1.2... 25 2.1.3 狀 列... 25
CHN_p000A_Cover.ai
NextoDI Co., Ltd. www.nextodi.com 列表........................................................................ 1 3 4 4 6 7 8 9 10 12 14 16 20 01 02 03 04 1 2 3 5 6 4 XCopy Ready B Menu Menu Off Off 05 06
Microsoft PowerPoint - ATF2015.ppt [相容模式]
![Microsoft PowerPoint - ATF2015.ppt [相容模式]](/thumbs/72/67494642.jpg "Microsoft PowerPoint - ATF2015.ppt [相容模式]")
Improving the Video Totalized Method of Stopwatch Calibration Samuel C.K. Ko, Aaron Y.K. Yan and Henry C.K. Ma The Government of Hong Kong Special Administrative Region (SCL) 31 Oct 2015 1 Contents Introduction
Microsoft PowerPoint - STU_EC_Ch07.ppt
樹德科技大學資訊工程系 Chapter 7: Flip-Flops and Related Devices Shi-Huang Chen Fall 2010 1 Outline Latches Edge-Triggered Flip-Flops Master-Slave Flip-Flops Flip-Flop Operating Characteristics Flip-Flop Applications
目次
軟 體 工 程 期 末 報 告 網 路 麻 將 91703014 資 科 三 黃 偉 嘉 91703024 資 科 三 丘 祐 瑋 91703030 資 科 三 江 致 廣 1 目 次 壹 前 言 (Preface) P.4 貳 計 畫 簡 述 及 預 期 效 益 (Project Description and Expected Results) P.4 參 系 統 開 發 需 求 (System
2002/06/25
2002/06/25 ... 1 GPU... 1 1.... 1 2.... 1 3.... 2 4.... 2 5.... 2 6. MX460... 3 6.1... 3 6.2... 4 7. MX440... 5 7.1... 5 7.2... 6 8. MX420... 7 8.1... 7 8.2... 8 9. MX420D... 9 9.1... 9 9.2... 10 10....11
Chroma 61500/ bit / RMS RMS VA ()61500 DSP THD /61508/61507/61609/61608/ (61500 ) Chroma STEP PULSE : LISTLIST 100 AC DC
MODEL 61509/61508/61507/ 61609/61608/61607 PROGRAMMABLE AC POWER SOURCE MODEL 61509/61508/61507/ 61609/61608/61607 61509/61609: 6kVA 61508/61608: 4.5kVA 61507/61607: 3kVA : 0-175V/0-350V/Auto : DC, 15Hz-2kHz
GH1220 Hall Switch
Unipolar Hall Switch - Medium Sensitivity Product Description The DH220 is a unipolar h all switch designed in CMOS technology. The IC internally includes a voltage regulator, Hall sensor with dynamic
Serial ATA ( Nvidia nforce430)...2 (1) SATA... 2 (2) B I O S S A T A... 3 (3) RAID BIOS RAID... 6 (4) S A T A... 9 (5) S A T A (6) Microsoft Win
Serial ATA ( Nvidia nforce430)...2 (1) SATA... 2 (2) B I O S S A T A... 3 (3) RAID BIOS RAID... 6 (4) S A T A... 9 (5) S A T A... 11 (6) Microsoft Windows 2000... 14 Ác Åé å Serial ATA ( Nvidia nforce430)
r_09hr_practical_guide_kor.pdf
PRACTICAL GUIDE TO THE EDIROL R-09HR 3 4 PRACTICAL GUIDE TO THE EDIROL R-09HR 5 Situation 1 6 1 2 3 PRACTICAL GUIDE TO THE EDIROL R-09HR WAV MP3 WAV 24 bit/96 khz WAV 16 bit/44.1 khz MP3 128 kbps/44.1
AL-MX200 Series
PostScript Level3 Compatible NPD4760-00 TC Seiko Epson Corporation Seiko Epson Corporation ( ) Seiko Epson Corporation Seiko Epson Corporation Epson Seiko Epson Corporation Apple Bonjour ColorSync Macintosh
Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin.
Features Wide 3.6V to 32V Input Voltage Range Output Adjustable from 0.8V to 30V Maximum Duty Cycle 100% Minimum Drop Out 0.6V Fixed 300KHz Switching Frequency 12A Constant Output Current Capability Internal
年 參 類 來 識 見 錄 力 不 了 更 不 度 來說
年 "" 不 --- 立 年 參 類 來 識 見 錄 力 不 了 更 不 度 來說 Abstract No More Dandruff Since I have the serious dandruff problem, I try to seek, except the shampoo, the natural materials to decrease the dandruff. After consulting
K7M SLOT 1
K7M SLOT 1 1999 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 1 2 3 4 5 6 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 13 USB PS/2 COM1 COM2 CPU Core Voltage Setting
Microsoft PowerPoint - Aqua-Sim.pptx
Peng Xie, Zhong Zhou, Zheng Peng, Hai Yan, Tiansi Hu, Jun-Hong Cui, Zhijie Shi, Yunsi Fei, Shengli Zhou Underwater Sensor Network Lab 1 Outline Motivations System Overview Aqua-Sim Components Experimental
Windows XP
Windows XP What is Windows XP Windows is an Operating System An Operating System is the program that controls the hardware of your computer, and gives you an interface that allows you and other programs
TX-NR3030_BAS_Cs_ indd
TX-NR3030 http://www.onkyo.com/manual/txnr3030/adv/cs.html Cs 1 2 3 Speaker Cable 2 HDMI OUT HDMI IN HDMI OUT HDMI OUT HDMI OUT HDMI OUT 1 DIGITAL OPTICAL OUT AUDIO OUT TV 3 1 5 4 6 1 2 3 3 2 2 4 3 2 5
ebook140-9
9 VPN VPN Novell BorderManager Windows NT PPTP V P N L A V P N V N P I n t e r n e t V P N 9.1 V P N Windows 98 Windows PPTP VPN Novell BorderManager T M I P s e c Wi n d o w s I n t e r n e t I S P I
CANVIO_AEROCAST_CS_EN.indd
简 体 中 文...2 English...4 SC5151-A0 简 体 中 文 步 骤 2: 了 解 您 的 CANVIO AeroCast CANVIO AeroCast 无 线 移 动 硬 盘 快 速 入 门 指 南 欢 迎 并 感 谢 您 选 择 TOSHIBA 产 品 有 关 您 的 TOSHIBA 产 品 的 详 情, 请 参 阅 包 含 更 多 信 息 的 用 户 手 册 () 安
IP TCP/IP PC OS µclinux MPEG4 Blackfin DSP MPEG4 IP UDP Winsock I/O DirectShow Filter DirectShow MPEG4 µclinux TCP/IP IP COM, DirectShow I
2004 5 IP TCP/IP PC OS µclinux MPEG4 Blackfin DSP MPEG4 IP UDP Winsock I/O DirectShow Filter DirectShow MPEG4 µclinux TCP/IP IP COM, DirectShow I Abstract The techniques of digital video processing, transferring
RAID RAID 0 RAID 1 RAID 5 RAID * ( -1)* ( /2)* No Yes Yes Yes A. B. BIOS SATA C. RAID BIOS RAID ( ) D. SATA RAID/AHCI ( ) SATA M.2 SSD ( )
RAID RAID 0 RAID 1 RAID 5 RAID 10 2 2 3 4 * (-1)* (/2)* No Yes Yes Yes A. B. BIOS SATA C. RAID BIOS RAID ( ) D. SATA RAID/AHCI ( ) SATA M.2 SSD ( ) ( ) ( ) Windows USB 1 SATA A. SATASATAIntel SATA (SATA3
untitled
理 年度 錄 年 樓 樓 麗 玲玲 老 老 老 老 老 羅 老 老 老 列 錄 讀 論 95 年度 年 年 異 金 金 27,000,000 金 來 行 論 若 10% 金 29,700,000 論 例 95 年度 料 理 參 論 例 金 說 參 95 年度 例 60% 40 金 95 年度 例 不 例 金 說 參 行 95 年度 例 理 理 行 不 說 理 理 ~ 列 館 樓 列 館 列 六 )
說 說 留 說 參 了 不 弄 弄 不 落 不 異 列 切 TOA 連 異 異 落 露 2
說 數 EV-350R 數 讀 說 留 說 來 TOA Corporation 1 說 說 留 說 參 了 不 弄 弄 不 落 不 異 列 切 TOA 連 異 異 落 露 2 不 不 行 零 TOA 理 金 金 異 金 類 易 異 雷 雷 不 拉 拉 易 落 3 不 理 理 易 理 TOA 連 易 了 見 切 4 錄 錄 數 行 錄 2 2 率 32kHz 44.1kHz 4 錄 LongNormal
untitled
MySQL DBMS under Win32 Editor: Jung Yi Lin, Database Lab, CS, NCTU, 2005/09/16 MySQL 料 理 MySQL 兩 Commercial License 利 GPL MySQL http://www.mysql.com Developer Zone http://www.mysql.com Download 連 連 MySQL
untitled
USING THE DESIGN ASSISTANT PanDeng 2004 05 Quartus help/search Design Assistant TMG6480 Design Assistant warning 1. Combinational logic used as clock signal should be implemented according to Altera standard
els0xu_zh_nf_v8.book Page Wednesday, June, 009 9:5 AM ELS-0/0C.8
els0xu_zh_nf_v8.book Page Wednesday, June, 009 9:5 AM ELS-0/0C.8 Yamaha ELS-0/0C..8 LCD ELS-0/0C v. typeu LCD ELS-0/0C typeu / -6 / [SEARCH] / - ZH ELS-0/0C.8 els0xu_zh_nf_v8.book Page Wednesday, June,
iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin
iml8683-220v C / 0W EVM - pplication Notes iml8683 220V C 0W EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication Circuit... 3 5. PCB
Serial ATA ( nvidia nforce4 Ultra/SLI)...2 (1) SATA... 2 (2) B I O S S A T A... 3 (3) RAID BIOS RAID... 6 (4) S A T A... 9 (5) S A T A (6) Micro
Serial ATA ( nvidia nforce4 Ultra/SLI)...2 (1) SATA... 2 (2) B I O S S A T A... 3 (3) RAID BIOS RAID... 6 (4) S A T A... 9 (5) S A T A... 11 (6) Microsoft Windows 2000... 14 Ác Åé å Serial ATA ( nvidia
iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur
iml8683-220v C / 4W Down-Light EVM - pplication Notes iml8683 220V C 4W Down Light EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication
SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi
SPHE8202R Design Guide V2.0 JUN, 2007 19, Innovation First Road Science Park Hsin-Chu Taiwan 300 R.O.C. Tel: 886-3-578-6005 Fax: 886-3-578-4418 Web: www.sunplus.com SPHE8202R Design Guide Important Notice
untitled
理 OLED 理 類 CNOS-9507 行 95 年 1 1 95 年 12 31 參 行 理 95 年 2 1 理 OLED 理 CNOS 9507 行 95 年 01 01 95 年 12 31 參 理 (Organic Light Emitting DiodesOLED) 料 (LED) 易 (amorphous) 異 不 (backlight) OLED 行 : (1) 行 行 (2) 行
AMP NETCONNECT
Quantum AMP NETCONNECT 1 2 ATM TSB 95 TIA/EIA 568-A-5 TIA/EIA 568-B Cat 5e / Cat 6 50 / 125m m 3 TSB95 100Ω Cat5 TIA/EIA 568A-5 100Ω Cat5e TIA/EIA 568B 100 Ω Cat6 ISO/IEC 11801 PDAM-3 PDAM-3 Class D (Cat
. I/O Third Generation Input Output 3GIO PCI Express 3D 10GHz CPU 1Gb Gbps QoS PCI. PCI Express PCI 10 AGP PCI-X HyperTransport PCI 133MB Mu
No.19 DCE Devices July 1, 2004 2004 6 15 PCI Express Developers Conference 2004 Intel 915P 915G 925X LGA775 P4 -- PCI Express Chipset HubLink Ultra V-Link, PCI Express Desktop.Mobile, Enterprise HyperTransport,
Microsoft PowerPoint ARIS_Platform_en.ppt
ARIS Platform www.ixon.com.tw ARIS ARIS Architecture of Integrated Information System Prof. Dr. Dr. h.c. mult. August-Wilhelm Scheer ARIS () 2 IDS Scheer AG International Presence >> Partners and subsidiaries
<4D6963726F736F667420506F776572506F696E74202D20C8EDBCFEBCDCB9B9CAA6D1D0D0DEBDB2D7F92E707074>
软 件 架 构 师 研 修 讲 座 胡 协 刚 软 件 架 构 师 UML/RUP 专 家 szjinco@public.szptt.net.cn 中 国 软 件 架 构 师 网 东 软 培 训 中 心 小 故 事 : 七 人 分 粥 当 前 软 件 团 队 的 开 发 现 状 和 面 临 的 问 题 软 件 项 目 的 特 点 解 决 之 道 : 从 瀑 布 模 型 到 迭 代 模 型 解 决 项
V6800/V6600 3D
V6800/V6600 3D V6600/V6800 3D R 2000 2 3 4 5 R 6 7 8 The VIP (Video Interface Port) Connector are used for third party add-on modules, such as video capture cards or television tuners. DDR: Double Data
Microsoft PowerPoint - STU_EC_Ch01.ppt
樹德科技大學資訊工程系 Chapter 1: Digital Concepts Shi-Huang Chen Sept. 2010 1 Chapter Outline 1.1 Digital and Analog Quantities 1.2 Binary Digits, Logic Level, and Digital Waveform 1.3 Basic Logic Operations 1.4
Fuzzy GP
: 林 理論 數 論 1 率 2 類,, 金流量 金 利 數 益,, 3 不 異 (Multi- Valued) (Single-Valued) 數 數 數 (Local Optimum) (Global Optimum) 4 (Multi-valued) (Non-linear) (Self-learning) 5 (Genetic Programming, GP) GP 1. 亂數 2. (individuals)
Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual
Subject LD5515 Demo Board Model Name (5V/1.5A) Key Features Built-In Pump Express TM Operation Flyback topology with PSR Control Constant Voltage Constant Current High Efficiency with QR Operation (Meet
Chapter 2
2 (Setup) ETAP PowerStation ETAP ETAP PowerStation PowerStation PowerPlot ODBC SQL Server Oracle SQL Server Oracle Windows SQL Server Oracle PowerStation PowerStation PowerStation PowerStation ETAP PowerStation
穨2700使用手冊.doc
Keithley 2700 13 CH Avg Ratio continuity Offset Compensation Ohms 80 (differential) 6 (22 ) (Half-rack size) 1000V/3A isolation/input 50000 EEE-488 RS-232 Digital I/O Trigger Link ActiveX Start-up software
穨control.PDF
TCP congestion control yhmiu Outline Congestion control algorithms Purpose of RFC2581 Purpose of RFC2582 TCP SS-DR 1998 TCP Extensions RFC1072 1988 SACK RFC2018 1996 FACK 1996 Rate-Halving 1997 OldTahoe
ICD ICD ICD ICD ICD
MPLAB ICD2 MPLAB ICD2 PIC MPLAB-IDE V6.0 ICD2 usb PC RS232 MPLAB IDE PC PC 2.0 5.5V LED EEDATA MPLAB ICD2 Microchip MPLAB-IDE v6.0 Windows 95/98 Windows NT Windows 2000 www.elc-mcu.com 1 ICD2...4 1.1 ICD2...4
untitled
XZL024 http://item.taobao.com/item.htm?id=6321822194 1 1 1.1 1.2 1.3 1.4 2 2.1 2.2 2.3 3 USBee Suite 3.1 3.2 3.3 3.4 4 RS232 RS485 RS422 CAN http://item.taobao.com/item.htm?id=6321822194 2 1 XZL024 PC
SDS 1.3
Applied Biosystems 7300 Real-Time PCR System (With RQ Study) SDS 1.3 I. ~ I. 1. : Dell GX280 2.8GHz with Dell 17 Flat monitor 256 MB RAM 40 GB hard drive DVD-RW drive Microsoft Windows XP Operating System
untitled
行 年 度 流 流 年 The Plan of Hua Shan Debris Flow Observation Station Establishing (1) 流 了 流 量 料 立 流 流 料 參 流 流 料 流 立 林 流 流 參 數 料 流 流 流 ABSTRACT The Soil and Water Conservation Bureau has already formulated
untitled
立 EditorJim Wu ProfreadRandy, Amy Version2009 first 立 律 更 不 行 料 類 不 料 不 留 利 令 令 令 立 說 料 料 料 連 料 連 路 連 連 路 連 連 料 料 料 料 料 料 料 料 零 令 理 行 立 例 零 零 零 料 料 料 更 料 料 更 料 料 料 料 行 料 力不 塞 更 更 立 更 料 料 利 更 更 更 更 立 理念
User ID 150 Password - User ID 150 Password Mon- Cam-- Invalid Terminal Mode No User Terminal Mode No User Mon- Cam-- 2
Terminal Mode No User User ID 150 Password - User ID 150 Password Mon- Cam-- Invalid Terminal Mode No User Terminal Mode No User Mon- Cam-- 2 Mon1 Cam-- Mon- Cam-- Prohibited M04 Mon1 Cam03 Mon1 Cam03
HCD0174_2008
Reliability Laboratory Page: 1 of 5 Date: December 23, 2008 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified
ebook140-8
8 Microsoft VPN Windows NT 4 V P N Windows 98 Client 7 Vintage Air V P N 7 Wi n d o w s NT V P N 7 VPN ( ) 7 Novell NetWare VPN 8.1 PPTP NT4 VPN Q 154091 M i c r o s o f t Windows NT RAS [ ] Windows NT4