This application note describes the design and performance of a CO centered at 1750 MHz for a PCS handset that uses Alpha s SM varactor diode.

Size: px

Start display at page:

Download "This application note describes the design and performance of a CO centered at 1750 MHz for a PCS handset that uses Alpha s SM varactor diode."

诞焦
5 years ago
Views:

1 A Low Phase Noise CO Design for PCS Handset Applications Application Note Introduction The CO design in a PCS handset must satisfy a number of stringent electrical, cost, and size requirements which include: Power supply - 3 DC power supply - < 6 ma total current consumption Layout - Minimum components count - Aggressive PCB layout design and component placement rules with spacing less than 5 mils and placement pads no larger than component s land area - Total CO footprint smaller than 7 x 8 mm Cost - Minimum component cost - Maximum production yield - Tight component tolerance control to minimize or avoid trimming - Total CO cost well under $0.50 The factors that have significant impact on the primary CO electrical specifications may be summarized as follows: Primary design criteria - Frequency tuning range - Tuning sensitivity - Output power level Stability and spectrum purity factors - Phase noise at a given frequency offset - Frequency pulling when terminated with SWR > 2 at all phases - Frequency pushing - Temperature stability Other electrical specifications may include harmonic content or spur levels in the output signal, tuning linearity, etc. However, for the existing handset CO market these specifications have been standardized based on available technology. Some typical PCS CO characteristics for PCS handsets are given in Table 1. Manufacturer Murata Other Parameter Test Conditions MQE523 MQE920 Typical CTL = Frequency Range* (GHz) CTL = Tuning Sensitivity (MHz/) Supply oltage () Supply Current (ma) < 8 Control oltage () CTL Output Power (dbm) P OUT Pushing Figure (MHz/) < 2 Pulling Figure (MHz) SWR = 2, for all phases < 2 Phase Noise 10 khz *Frequency selection depends on the system requirement. Table 1. Typical Characteristics for PCS Handset COs Alpha Industries, Inc. [781] Fax [617] sales@alphaind.com 1

2 This application note describes the design and performance of a CO centered at 1750 MHz for a PCS handset that uses Alpha s SM varactor diode. This low R varactor was designed specifically for low phase noise applications. The CO was designed to satisfy the listed requirements for a PCS handset. The Colpitts CO Fundamentals The fundamental Colpitts CO operation is illustrated in Figures 1a and 1b. Figure 1a shows a Colpitts CO circuit the way it is usually implemented on a PCB. Figure 1b reconfigures the same circuit as a common-emitter amplifier with parallel feedback. We have separated the transistor junction and package capacitors, C EB, C CB and C CE, from the transistor parasitic components to demonstrate their direct effect on the CO tank circuit. In an actual low noise CO circuit, the capacitor we noted as C AR may have a more complicated structure. It would include series and parallel connected discrete capacitors used to set the oscillation frequency and tuning sensitivity. The parallel connection of the resonator inductor, L RES, and the varactor capacitive branch, C AR, refer to the parallel resonator (or simply resonator). A fundamental property of the parallel resonator in a Colpitts CO implementation is its inductive impedance at the oscillation frequency. This means that its parallel resonant frequency is always higher than the oscillation frequency. At parallel resonance in the resonator branch, the impedance in the feedback loop is high, acting like a stopband filter. Thus, the closer the oscillation frequency to the parallel resonant frequency, the higher the loss introduced in the feedback path. However, since more reactive energy is stored in the parallel resonator closer to the resonant frequency, then higher Q-load (Q L ) will be achieved. Obviously, low loss resonators, like crystal or dielectric resonators, allow much closer and lower oscillation loss buildup at parallel resonance, in comparison to microstrip or discrete inductor-based resonators. The proximity of the parallel resonance to the oscillation frequency may be effectively established by the C SER capacitor value. Indeed, if the capacitance of C SER is reduced, the parallel resonator will have higher inductance to compensate for the increased capacitive reactance. This means that the oscillation frequency will move closer to parallel resonance resulting in higher Q L and higher feedback loss. CC C SER C CB C CE CCC C CB L RES C AR C DI1 C EB P OUT C SER L RES C CC C DI2 RL C EB C DI1 C AR CDI2 RL C CE Figure 1a. Basic Colpitts CO Configuration Figure 1b. Common-Emitter iew of the Colpitts CO 2 Alpha Industries, Inc. [781] Fax [617] sales@alphaind.com

3 The Leeson equation, establishing a connection between tank circuit Q L and its losses, states: ξ ( ƒ m ) = FkT 2P 2 ƒ Q 4 2 L ƒ m Where F is the large signal noise figure of the amplifier as shown in Figure 1b; P is the loop or feedback power (measured at the input of the transistor); and Q L is loaded Q. These three parameters have significant consequences for phase noise in an actual low noise RF CO. In designing a low noise CO, we need to define the condition for minimum F and maximum P and Q L. This discussion shows that loop power and Q L are contradictory parameters.that is, an increase in Q L leads to more loss in the feedback path resulting in lower loop power. The condition for the optimum noise figure is also contrary to maximum loop power and largely depends on the specific transistor used. The best noise performance is usually achieved with a high gain transistor and the maximum gain coinciding with minimum noise at large signals. Since there are no such specifications currently available for standard industry transistors, we can only base our transistor choice on experience. The CO Model In Figure 2, the transistors X 1 and X 2 are connected in DC Cascode sharing the base biasing network consisting of R 2 (R DI1 ), R 3 (R DI2 ) and R 4 (R DI3 ). The bias resistor values were designed to distribute the DC voltages evenly between X 1 and X 2. Resistor R 6 (R L ) was chosen as low as 100 to minimize the DC voltage drop to the specified 8 ma. At RF frequencies, X 2 works as a common-emitter amplifier with the emitter grounded through capacitor SRLC2. The oscillator stage output is fed to the buffer transistor through coupling capacitor C 17 (C CPL ). The output circuit of the buffer stage consists of the printed microstrip-line inductor TL 5 and output capacitor C 1 (C OUT ). Capacitor SLC2, in parallel with the microstrip-line inductor TL 5, may be used for finer trimming, when SLC2 is selected lower than 0.5 pf. Figure 2. PCS CO Schematic for Libra I, Using DC Cascode Colpitts CO Configuration Alpha Industries, Inc. [781] Fax [617] sales@alphaind.com 3

4 The resonator circuit consists of the printed microstrip-line inductor T 3 in parallel with ceramic capacitor X 3 (C PAR ), the capacitive varactor branch with X 5 (C SER1 ) and varactor SM X 6 connected in series.the model for varactor SM is described in a separate circuit schematic bench shown in Figure 4. The varactor choice was based on the CO frequency coverage and the requirement for low phase noise. This requirement is related to the need for low equivalent series resistance, R S_EQ, in the overall CO resonator. The equivalent series resistance of the capacitive branch of the CO resonator, shown in Figure 1, includes the varactor with its series resistance. This resistance may be expressed as follows: R K S_ EQ Where: = K 2 M J K ƒ ( R 1 + CJO + rs + r P) - CE 1 M AR J S ; K ƒ = 1 ƒ 2r ƒ P AR K K ƒ C C JO E + r AR is the varactor DC bias in the middle of the tuning range; C E is the capacitance of the resonator capacitive branch in the middle of the tuning range; C JO, J, M are the parameters describing varactor capacitance [1] ; R P, R S are the series resistances of C PAR and C SER1 ; and K F is the relative tuning sensitivity. P ; RS_MIN Ce = 8 pf Ce = 3 pf SM123x SM14x 2 SM11x9 SM K F (%) Figure 3. Optimum R S vs. Relative Frequency Sensitivity for Different C E The results of this equation versus relative tuning sensitivity are given in Figure 3 for different varactor processes. The low resistance SM1763 process looks best for tuning sensitivities higher than % per. The values of variables used in the circuit are given in the variable equation module. The default and test benches are shown in Figures 4 and 5 respectively. 4 Alpha Industries, Inc. [781] Fax [617] sales@alphaind.com

5 Figure 4. Default Bench for Libra I Figure 5. PCS CO Test Bench Alpha Industries, Inc. [781] Fax [617] sales@alphaind.com 5

6 Figure 6. SM SPICE Model for Libra I SM SPICE Model The SM is a low series resistance, hyperabrupt varactor diode. It has the industry s smallest plastic package, SC-79, with a body size of 47 x 31 x 24 mils (total length with leads is 62 mils). Table 2 describes the model parameters. It shows default values appropriate for silicon varactor diodes that may be used by the Libra I simulator. The SPICE model for the SM varactor diode, defined for the Libra I environment, is shown in Figure 6 with a description of the parameters employed. 6 Alpha Industries, Inc. [781] Fax [617] sales@alphaind.com

7 Parameter Description Unit Default IS Saturation current (with N, determine the DC characteristics of the diode) A 1e-14 R S Series resistance Ω 0 N Emission coefficient (with IS, determines the DC characteristics of the diode) - 1 TT Transit time S 0 C JO Zero-bias junction capacitance (with J and M define nonlinear F 0 junction capacitance of the diode) J Junction potential (with J and M define nonlinear junction capacitance of the diode) 1 M Grading coefficient (with J and M define nonlinear junction capacitance of the diode) E G Energy gap (with XTI, helps define the dependence of IS on temperature) E 1.11 XTI Saturation current temperature exponent (with E G, helps define - 3 the dependence of IS on temperature) KF Flicker-noise coefficient - 0 AF Flicker-noise exponent - 1 FC Forward-bias depletion capacitance coefficient B Reverse breakdown voltage Infinity I B Current at reverse breakdown voltage A 1e-3 ISR Recombination current parameter A 0 NR Emission coefficient for ISR - 2 IKF High-injection knee current A Infinity NB Reverse breakdown ideality factor - 1 IBL Low level reverse breakdown knee current A 0 NBL Low level reverse breakdown ideality factor - 1 T NOM Nominal ambient temperature at which these model parameters were derived C 27 FFE Flicker-noise frequency exponent - 1 Table 2. Silicon Diode Default alues in Libra I According to the SPICE model, the varactor capacitance, C, is a function of the applied reverse DC voltage, R, and may be expressed as follows: C = C JO 1 + R J This equation is a mathematical expression of the capacitance characteristic. This model is accurate for abrupt junction varactors (like Alpha s SM1408); however, for hyperabrupt junction varactors the model is M + CP less accurate because the coefficients are dependent on the applied voltage. To make the equation work better for the hyperabrupt varactors the coefficients were optimized for the best capacitance versus voltage fit, as shown in Table 3. Please note that in the Libra model above, C P is given in picofarads, while C JO is given in farads to comply with the default unit system used in Libra. Part Number C JO (pf) M J () C P (pf) R S (Ω) L S (nh) SM Table 3. SPICE Parameters for SM Alpha Industries, Inc. [781] Fax [617] sales@alphaind.com 7

8 CC (3 ) AR R C SL 1 C R k 1 NE NE68619 MSL 2 RF Out C C R k C C C C MSL 1 D 1 C C R C Figure 7. PCS CO Schematic (D 1 : SM ) CO Design, Materials and Layout The CO schematic diagram is shown in Figure 7. The circuit is powered by a 3 voltage source.the I CC current was established near 8 ma. The RF output signal is coupled from the CO through the capacitor C 10 (2 pf). The PCB layout is shown in Figure 8.The board was made of standard, 30 mil thick FR4 material. A more detailed drawing of the CO layout is shown in Figure 9 with the dimensions of critical circuit components. The bill of materials used is given in Table 4. Designator alue Part Number Footprint Manufacturer C p 0402AU101KAT 0402 AX C 2 2 p 0402AU2R0JAT 0402 AX C 3 2 p 0402AU2R0JAT 0402 AX C 4 1 p 0402AU1R0JAT 0402 AX C p 0402AU2R4JAT 0402 AX C p 0402AU0R5JAT 0402 AX C p 0402AU0R75JAT 0402 AX C p 0402AU101KAT 0402 AX C p 0402AU101KAT 0402 AX C 10 2 p 0402AU2R0KAT 0402 AX C p 0402AU0R5KAT 0402 AX D 1 SM SM SC-79 Alpha Ind. R k CR10-392J-T 0402 AX/KYOCERA R k CR10-682J-T 0402 AX/KYOCERA R CR10-271J-T 0402 AX/KYOCERA R CR10-101J-T 0402 AX/KYOCERA 1 NE68119 NE68119 SOT-416 NEC/CEL 2 NE68619 NE68619 SOT-416 NEC/CEL Table 4. Bill of Materials 8 Alpha Industries, Inc. [781] Fax [617] sales@alphaind.com

9 Figure 8. PCB Layout Alpha Industries, Inc. [781] Fax [617]

10 Figure 9. Detailed Drawing of the PCS CO Layout Measurement and Simulation Results The measured performance of this circuit and the simulated results obtained with the model are shown in Figures 10 through 12. Phase noise measurements versus frequency offset are shown in Figure 12. It shows greater than -90 dbc/hz at 10 khz offset and greater than -110 dbc/hz at 100 khz offset. This 20 db/decade slope is fairly constant up to 5 6 MHz. The measurements were done in the range below 7 MHz, offset because of the 100 ns delay-line setup used. This measurement was made using the Aeroflex PN9000 Phase Noise Test Set. The measured frequency tuning response in Figure 10 shows linear 60 MHz/ tuning in the range typical for battery applications. The simulated frequency tuning response is very similar to the measured response. CO output power variation versus tuning shows a divergence within ±2 db between measurement and simulation. This may be attributed to the CO model parameters, especially to the transistor model parameters. These models are usually derived for small signal amplifier applications, and may not necessary reflect the higher non-linearity of a CO. 10 Alpha Industries, Inc. [781] Fax [617] sales@alphaind.com

Frequency Tuning (MHz) 150 125 100 75 50 25 0-25 -50-75 -100-9 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 1 0-1 -2-3 -4-5 -6-7 -8 Output Power (dbm) Frequency Devation (MHz) 2.5 2.0 1.5 1.0 0.5 0-0.

11 Frequency Tuning (MHz) Output Power (dbm) Frequency Devation (MHz) Output Power (dbm) Frequency (meas) Power (meas) Loop Power (simu) aractor oltage () Frequency (simu) Power (simu) DC Power Supply oltage () Frequency (meas) Power (meas) Frequency (simu) Power (simu) Figure 10. Tuning Response Centered at 1750 MHz for CC = 3, AR = 1.5 Figure 11. DC Supply Pushing Response Centered at 1750 MHz for CC = 3, AR = 1.5 The simulated loop power shows constant behavior in the battery range of and rapid degradation above it. This degradation may cause proportional degradation of phase noise according to the Leeson equation. The DC supply pushing response, shown in Figure 11, shows even larger differences between simulated and measured data. The measured slow down of pushing near 2.4 indicates that pushing in the CO may be further minimized by reducing the DC bias current. However, the model supplied by the transistor vendor does not reflect a negative pushing slope. The simulation results shown in Figure 11 were obtained for a modified transistor model, which is available with the PCS CO simulation project file. Figure 12. Measured Phase Noise at 1750 MHz for CC = 3, AR = 1.5 Alpha Industries, Inc. [781] Fax [617] sales@alphaind.com 11

12 List of Available Documents The PCS CO Simulation Project Files for Libra I. The PCS CO Circuit Schematic and PCB Layout for Protel, EDA Client, 1998 version. The PCS CO PCB Gerber Photo-plot Files. CO Related Application Notes APN1004, aractor SPICE Models for RF CO Applications. APN1006, A Colpitts CO for Wide Band (0.95 GHz 2.15 GHz) Set-Top T Tuner Applications. APN1005, A Balanced Wide Band CO for Set-Top T Tuner Applications. APN1007, Switchable Dual-Band 170/420 MHz CO for Handset Cellular Applications. APN1012, CO Designs for Wireless Handset and CAT Set-Top Applications. APN1013, A Differential CO for GSM Handset Applications. 12 Alpha Industries, Inc. [781] Fax [617] sales@alphaind.com

易迪拓培训专注于微波射频天线设计人才的培养网址 :http://www.edatop.com 射频和天线设计培训课程推荐易迪拓培训 (www.edatop.com) 由数名来自于研发第一线的资深工程师发起成立, 致力并专注于微波射频天线设计研发人才的培养 ; 我们于 2006 年整合合并微波 EDA 网 (www.mweda.

永业科技全一电子等多家台湾地区企业易迪拓培训课程列表 :http://www.edatop.com/peixun/rfe/129.

13 易迪拓培训专注于微波射频天线设计人才的培养网址 : 射频和天线设计培训课程推荐易迪拓培训 ( 由数名来自于研发第一线的资深工程师发起成立, 致力并专注于微波射频天线设计研发人才的培养 ; 我们于 2006 年整合合并微波 EDA 网 ( 现已发展成为国内最大的微波射频和天线设计人才培养基地, 成功推出多套微波射频以及天线设计经典培训课程和 ADS HFSS 等专业软件使用培训课程, 广受客户好评 ; 并先后与人民邮电出版社电子工业出版社合作出版了多本专业图书, 帮助数万名工程师提升了专业技术能力客户遍布中兴通讯研通高频埃威航电国人通信等多家国内知名公司, 以及台湾工业技术研究院永业科技全一电子等多家台湾地区企业易迪拓培训课程列表 : 射频工程师养成培训课程套装该套装精选了射频专业基础培训课程射频仿真设计培训课程和射频电路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材 ; 旨在引领学员全面学习一个射频工程师需要熟悉理解和掌握的专业知识和研发设计能力通过套装的学习, 能够让学员完全达到和胜任一个合格的射频工程师的要求课程网址 : ADS 学习培训课程套装该套装是迄今国内最全面最权威的 ADS 培训教程, 共包含 10 门 ADS 学习培训课程课程是由具有多年 ADS 使用经验的微波射频与通信系统设计领域资深专家讲解, 并多结合设计实例, 由浅入深详细而又全面地讲解了 ADS 在微波射频电路设计通信系统设计和电磁仿真设计方面的内容能让您在最短的时间内学会使用 ADS, 迅速提升个人技术能力, 把 ADS 真正应用到实际研发工作中去, 成为 ADS 设计专家... 课程网址 : HFSS 学习培训课程套装该套课程套装包含了本站全部 HFSS 培训课程, 是迄今国内最全面最专业的 HFSS 培训教程套装, 可以帮助您从零开始, 全面深入学习 HFSS 的各项功能和在多个方面的工程应用购买套装, 更可超值赠送 3 个月免费学习答疑, 随时解答您学习过程中遇到的棘手问题, 让您的 HFSS 学习更加轻松顺畅课程网址 : `

易迪拓培训专注于微波射频天线设计人才的培养网址 :http://www.edatop.

14 易迪拓培训专注于微波射频天线设计人才的培养网址 : CST 学习培训课程套装该培训套装由易迪拓培训联合微波 EDA 网共同推出, 是最全面系统专业的 CST 微波工作室培训课程套装, 所有课程都由经验丰富的专家授课, 视频教学, 可以帮助您从零开始, 全面系统地学习 CST 微波工作的各项功能及其在微波射频天线设计等领域的设计应用且购买该套装, 还可超值赠送 3 个月免费学习答疑课程网址 : HFSS 天线设计培训课程套装套装包含 6 门视频课程和 1 本图书, 课程从基础讲起, 内容由浅入深, 理论介绍和实际操作讲解相结合, 全面系统的讲解了 HFSS 天线设计的全过程是国内最全面最专业的 HFSS 天线设计课程, 可以帮助您快速学习掌握如何使用 HFSS 设计天线, 让天线设计不再难课程网址 : MHz NFC/RFID 线圈天线设计培训课程套装套装包含 4 门视频培训课程, 培训将 13.56MHz 线圈天线设计原理和仿真设计实践相结合, 全面系统地讲解了 13.56MHz 线圈天线的工作原理设计方法设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体操作, 同时还介绍了 13.56MHz 线圈天线匹配电路的设计和调试通过该套课程的学习, 可以帮助您快速学习掌握 13.56MHz 线圈天线及其匹配电路的原理设计和调试详情浏览 : 我们的课程优势 : 成立于 2004 年,10 多年丰富的行业经验, 一直致力并专注于微波射频和天线设计工程师的培养, 更了解该行业对人才的要求经验丰富的一线资深工程师讲授, 结合实际工程案例, 直观实用易学联系我们 : 易迪拓培训官网 : 微波 EDA 网 : 官方淘宝店 : 专注于微波射频天线设计人才的培养易迪拓培训官方网址 : 淘宝网店 :

ANSYS 在航空航天器电磁兼容、电磁干扰分析中的应

ANSYS 在航空航天器电磁兼容、电磁干扰分析中的应易迪拓培训专注于微波射频天线设计人才的培养网址 :http://www.edatop.com 射频和天线设计培训课程推荐易迪拓培训 (www.edatop.com) 由数名来自于研发第一线的资深工程师发起成立, 致力并专注于微波射频天线设计研发人才的培养 ; 我们于 2006 年整合合并微波 EDA 网 (www.mweda.com), 现已发展成为国内最大的微波射频和天线设计人才培养基地,