... 0... 2 1.1... 3 1.2... 5 1.3... 6 ( CCS )... 22 2.1 CCS... 22 2.2 CCS... 24 2.3 CCS... 38... 43 1... 43 (FFT)... 45 (IIR)... 49 4 (FIR) 51 5 FIR... 57 6] A/D D/A... 62... 70 1 TMS320C5410 DSP... 70 2 TMS320C54X... 75 - - 1
TI TMS320C5410 TMS320C5416 TMS320LF2407 DSP DSP TMS320C5410 TI 54 DSP DSP DSP TMS320C5416 TI 54 DSP 5410 HPI( ) 16BIT 5410 5410 ( 5416 ) 5410 ( 5416 ) USB A/D D/A USB PHILIPS ISP1362 USB2.0 OTG(on The Go USB A/D D/A A/D D/A 5410( 5416) A/D D/A MP3 TMS320LF2407 DSP UART - - 2
1.1 13 CPLD 5410 ( 5416 ) 2407 ( 1-1-1) 1 TMS320C5410 ( 5416 ) 2 TMS320LF2407 3 CPLD ( ) 4 A/D D/A 5 A/D D/A 6 - - 3
7 USB2.0 OTG (USB2.0 ) 8 UART ( ) 9 10 11 4 4 12 13 14 15 16 DSPII+ - - 4
1.2 1. 220V ±12V 5V 3.3V 2.5V 5V 2. DSP 5410 2407 USB DSP JTAG 14 DSP 3. DSP 10 4. DSP DSP CCS 2.0 32M 100M 800*600 USB DB9 RJ-45 5. USB - - 5
1.TMS320C5410 1.3 TMS320C5410 DSP CY7C1021 64K 16 SRAM TE39LV800 8M FLASH ( 1-3-1) 5410 14 JTAG DSP 6 HPIENA( ),BIO(IO ),MP/MC( ),CLKMD3( 3),CLKMD2( 2),CLKMD1( 1), ON 1 OFF 0 - - 6
( 1-3-2) 5410 5410 - - 7
TMS320C5416 DSP TMS320C5416 CY7C1021 64K 16 SRAM( ) TE39LV800 8M FLASH( ) ( 1-3-3) 5416 - - 8
2.TMS320LF2407 TMS320LF2407 DSP CY7C1021 64K 16 SRAM ( 1-3-4) 2407 14 JTAG DSP - - 9
- - 10
( 1-3-5) 2407 2407 - - 11
3.CPLD Xilinx XC95144 CPLD / CPLD CPLD CPLD - - 12
4.USB2.0 OTG( ) USB (IPS1362) USB (H-A) OTG( ) OTG( ) Host( ) OTG-B Device( ) OTG-A ( 1-3-6) USB ( 1-3-7) USB CON302 (1) D+ ( ) (2) D-( ) (3) H_OC2( 1) CON304 (1) OTG_DP ( ) (2) OTG_DM( ) (3) H_OC1( 1) CON306 (1) OTG_D+ ( ) (2) OTG_D-( ) (3) V_BUS( ) TP301 CLKOUT( ) - - 13
USB 5. A/D D/A AIC23 A/D D/A Line-In( ) Line-Out( ) Mic-In( ) Phone-Out( ) ( 1-3-8) ( 1-3-9) - - 14
TPb01 Signal Power ( ) TPb02 VDD( ) TPb11 CLKOUT( ) TPb12 Lineout right( ) TPb13 Lineout left( ) TPb14 Phone right( ) TPb15 Phone left( ) TPb16 Linein right( ) TPb17 linein left( ) 6. A/D D/A AD50CDW / ( 1-3-10) ( 1-3-11) 7.UART UART SC16C550 MAX3232 9 - - 15
( 1-3-12) UART TP401 CLK ( 1-3-13) UART 8. UART Ethernet( ) RTL8019AS RJ-45( 45) - - 16
( 1-3-14) ( 1-3-15) UART( ) 7 - - 17
( 1-3-16) 1.RW ( ) 2.CS ( ) 3.IOR(I/O ) 4.IOW(I/O ) 5.IOCHRDY(I/O ) 6.INT0( 0) 7.CLK( ) 9. ICL8038 ( 1-3-17) DSP - - 18
10.4 4 8 11. LCD 16 ( 1-3-18) LCD 12. LCD 8 - - 19
13. 8 LED (CS) ( 1-3-19) 14. 16 ( 1-3-20) 15. : - - 20
CPLD - - 21
( CCS ) 2.1 CCS CCS Code Composer Studio TMS320 CCS CCS1.1 CCS1.2 CCS2.0 CC2000 ( C2XX ) CCS5000 ( C54XX ) CCS6000 ( C6X ) CCS50002.0 CCS5000 TI CCS5000 Windows C DSP C DSP CCS5000 C DOS CCS5000 (PDM) MS CCS5000 Windows95 Windows-me PDM( ) FFT( ) DSP CCS5000 PC CCS5000 ( ) DOS CCS5000 DOS CCS5000 CCS5000 CCS5000 C - - 22
C DSP DSP (GEL) CCS5000 - - 23
2.2 CCS CCS 1 DSP 2 DSP C2000V2.2 CCS2000 C5000V2.2 CCS5000 EPP USB 3 CCS2000 C2000V2.2 SETUP INSTALL CODE COMPOSER STUDIO ( ) CCS2000 ADOBE ACROBAT READER ( ) CCS2000 4 - - 24
YES I DO accept all the terms of the preceding License Agreement ( ) Next CCS2000 CODE COMPOSER STUDIO Online Manuals Select All ( ) Next Browse ( ) CCS5000 D:\TI\2000 CCS5000 Next - - 25
Finish Yes I want to restart my computer now FINISH CCS5000 CCS2000 CCS5000 D:\TI\5000 CCS2000 EPP - - 26
CCS EPP EPP EPP_Driver C2000DRV CCS2000 CCS5000DRV CCS5000 CCS2000 SETUPCC2XX BROWSE ( ) CCS2000 CCS2000 D:\TI\2000\ CCS5000 CCS5000 D:\TI\5000\ NEXT NT( WINDOWS ) NT CCS5000 CCS2000 EPP CCS CCS CCS2 `2000 CCS2 `5000 SETUP CCS2 `2000 - - 27
SETUP CCS2 `5000 CCS CCS CCS SETUP CODE COMPOSER STUDIO CCS2000 CCS (Setup CCS2( C2000)) Install a Device Driver( ) Drivers( ) Sdgo2XX.drv - - 28
OK Available Board /Simulator Type SYSTEM CONFIGURATION( ) BOARD PROPERTIES( ) sdgo2xx Uninstall ( ) Add to System ( ) Add to System ( ) - - 29
Board Name & Data File( ) Next I/O I/O 0X240 0X378 Next Processor Configuration ( ) Processor Configuration( ) Available Processor( ) TMS320C2400 CCS5000 TMS320C5400 Add Single( ) CPU_1 - - 30
Next CPU - - 31
CPU F2407A.GEL Drivers( ) Finish EPP CCS5000 CCS2000 CCS5000 Sdgo5XX.drv Sdgo5XX CPU C5410.GEL C5410A.GEL Drivers( ) 14P 1 2 CCS CCS2000 CCS5000 DSP USB USB EPP USB_Driver SETUP.EXE C /TI CCS - - 32
Browse CCS CCS2000 D:\TI\2000 CCS CCS5000 D:\TI\5000 USB CCS USB CCS EPP SETUP CODE COMPOSER STUDIO( ) CCS5000 CCS Setup CCS2( C5000) Install a Device Driver ( ) Drivers D \TI\5000\Drivers\... tixds54x. dvr - - 33
OK Available Board /Simulator Type System Configuration ( ) Board Properties ( ) Auto-generate board data file with extra configuration ( ) Configuration File ( ) Browse ( ) - - 34
ICETEK.cfg CCS Drivers( ) (D \TI\5000\Drivers\...) Next I/O 0X240 0X000 Next Processor Configuration ( ) Processor Configuration( ) Available Processor( ) TMS320C5400 CCS2000 TMS320C2400 Add Single( ) CPU_1 - - 35
Next CPU CPU C5410.gel C5410A.gel Drivers Finish USB CCS2000 CCS5000 CCS2000 TIXDS24X.DVR tixds24x CPU f2407a.gel Drivers( ) USB USB USBDevice(USB ) mdpjtag.inf - - 36
C5410 CCS SETUP CODE COMPOSER STUDIO CCS (Setup CCS2( C5000)) C5410 Device Simulator Import( ) DSP - - 37
2.3 CCS CCS5000 ( 2-3-1) CCS Volume1 1 CCS \myprojects volume1 CCS \tutorial\sim54xx\volume1 7 volume.c load.asm vectors.asm volume.h volume.cmd sine.dat volume.gel C C GEL 2 CCS Project ( ) new open new - - 38
( 2-3-2) 3 CMD 1 Project Add Files to Project volume1 volume.c volume.pjt Add Files volume1 Asm Source Files *.a*;*.s* load.asm vectors.asm C volume.c 2 ( 2-3-3) *.cmd volume.cmd Link Command File(*.cmd) 3 C Run Time Support Library rts.lib CCS \c5400\cgtools\lib Object Library Files *.o*,*.l* 4 volume.pjt Scan All Dependencies volume.c volume.h Iclude Build CCS 4 - - 39
volume.c CCS 1 "volume example started " dataio() processing() 2 processing() gain load() processing() processingload 3 dataio() 5 Building Project Rebuild All CCS CCS.out volume1 debug ( ) File Load Program volume1 debug volume.out CCS DSP Dissassembly CCS stdout ( 2-3-4) Debug Go Main main C C View Mixed Source/ASM - - 40
( 2-3-5) C Debug Run stdout volume example started Debug Run 6 CCS View CPU Registers View Memory Add to Watch Window Watch Watch - - 41
View Graph / Time/Frequency Graph Property DSP - - 42
1 1. 2. C DSP 1. CCS 2. DSP TMS320C5410 3. DSP y n ( n) = h( m ) x( n m ) m = 0 1 y (n) 2 n m 1. 2. CCS Ex4_1.pjt 3..out (.out ) DSP 4. x, h y Watch Add Watch Window - - 43
5. 6. 7. 1. 2. - - 44
2 (FFT) 1. FFT 2. C DSP 1. CCS 2. DSP TMS320C5410 3. DSP DFT FFT, FFT DFT N 2 ( N/2 )log 2 N x(n) X ( k) N = 1 N = 0 x[ n] nk W N W N = e j2π / N W N FFT DIT DIF FFT N x(n) x(0), x(2), x(4),, x(n-2) x(1), x(3), x(5),, x(n-1) x(n) N DFT X ( k) = W N X ( k) = 2 N N / 2 1 n= 0 x N / 2 1 2nk ( 2n) W + x( 2n 1) N + n= 0 W = = N / 2 1 n= 0 j(2π ) / N 2 j2π /( N / 2) [ e ] = e WN / 2 x W N / 2 1 nk k ( 2n) W + W x( 2n ) N / 2 + 1W N n= 0 (2n+ 1) k N nk N / 2 X ( k) = Y k ( k) + W Z( k) N Y(k) Z(k) N/2 W N W k + N / 2 N = W k N X ( k + N / 2) = Y k ( k) W Z( k) N - - 45
Y(k) Z(k) N DFT 2 DFT 2 FFT log 2 (N) N/2 2 FFT N 8 FFT x(0) X(0) x(4) W 0 X(1) x(2) x(6) W 0 W 0 W 2 W 0 X(2) X(3) x(1) W 1 X(4) x(5) x(3) x(7) W 0 W 0 W 0 W 2 W 2 W 3 X(5) X(6) X(7) 011 110 3 1. 8 FFT FFT 2. CCS Ex4_3.pjt 3..out (.out ) DSP - - 46
4. 5. view->graph->time/frequency : Start Address x_re Acquisition buffer size Display Data size 64 DSP Data Type 32-bit floating point DFT y_re Start Address y_re 5 Watch i, j, k, m, n, a, b,c Debug Restart Go main FFT - - 47
6. N 2 8 16 32 256 x N 1. 2. TMS320C5000 FFT 3. FFT - - 48
3 (IIR) 1. IIR 2. C DSP 1. CCS 2. DSP TMS320C5410 3. DSP x[k] y[k] z N y[ k] = a x[ k i] + b y[ k i] H ( z ) M i i i= 0 i= 1 M k b k z Y ( z ) k = 1 = = N X ( z ) k 1 + a k z k = 0 IIR IIR s z H(s) H(z) 1 z s = c 1+ z 1 1 1. CCS Ex4_6.pjt 2..out (.out ) DSP - - 49
3. 4. Watch H(z) ptr_b ptr_a 5. view->graph->time/frequency : Start Address hwdb Acquisition buffer size Display Data size 50 DSP Data Type 32-bit floating point ( ) 5. fp fr fs ap ar ( ) 1. - - 50
4 (FIR) 1. FIR 2. C DSP 1. CCS 2. DSP TMS320C5410 3. DSP DSP y N 1 N 1 ( n) = a x( n k) + b y( n k) k= 0 k k k= 0 X(n) Y(n) A k B k N B k A k h k, y N 1 () n h x( n k) = k k= 0 FIR FIR h(n) FIR x(n) (z 1 ) y(n) FIR h(n) Hd (w) Hd(n) w(n) FIR h(n) FIR h(n) 1. FIR 2. CCS Ex4_5.pjt - - 51
3..out (.out ) DSP 4. 5. ( ) 6. view->graph->time/frequency : Start Address hd Acquisition buffer size Display Data size 21 n=21 DSP Data Type 32-bit floating point 7. w h db Start Address w h db 21 n db 300 l m=1 (w) - - 52
(h) db m=2 (w) (h) db - - 53
m=3 w h db - - 54
m=4 w h db m=5 w - - 55
h db 8. 1 5 m - - 56
5 FIR 1 FIR 2. CCS. DSP. DSP MATLAB( ) MATLAB Toolbox Toolbox signal MATLAB FIR 1 FIR Hamming B=FIR1(N,Wn) N Wn 0.0<Wn<1.0 1.0 B N+1 2 FIR Hamming B=FIR1(N,Wn, high ) N Wn 3 FIR Hamming B=FIR1(N,Wn) Wn Wn=[W1,W2] W1 W2 MATLAB MATLAB Filter Design & Analysis Tools - - 57
Fliter Type Design Method IIR FIR Fliter Order 63 64 Windows Specifications Hamming 16K Design Fliter 3K File->Export to C Header File - - 58
Export as 16 OK /* * Filter Design and Analysis Tool - Generated Filter Coefficients - C Source * Generated by MATLAB - Signal Processing Toolbox */ /* General type conversion for MATLAB generated C-code */ #include "tmwtypes.h" /* /* * Expected path to tmwtypes.h * D:\MATLAB6p1\extern\include\tmwtypes.h */ * Warning - Filter coefficients were truncated to fit specified data type! * The resulting response may NOT match generated theoretical response. * Use the Filter Design & Analysis Tool to design accurate fixed-point * filter coefficients! */ const int NL = 64; const int16_t NUM[64] = { -15, -28, -6, 31, 37, -10, -64, -44, 54, 115, 28, -140, -166, 46, 269, 178, -206, -422, -97, 477, 551, -149, -872, -576, 679, 1429, 345, -1842, -2412, 803, 6794, 11599, 11599, 6794, 803, -2412, -1842, 345, 1429, 679, -576, -872, -149, 551, 477, - - 59
-97, -422, -206, 178, 269, 46, -166, -140, 28, 115, 54, -44, -64, -10, 37, 31, -6, -28, -15 }; const int DL = 1; const int16_t DEN[1] = { 32767 }; const int16_t NUM[64] 1 DSP AD50 AD50 AD50 2 RPC03 Uc02 (3 5 )[ ] 2.5V JC05 3.3V,AD50 Master 3.\ad50fir\ad50.pjt Type LowPass HighPass Type BandPass 4 DSP. 5 - - 60
6. R338 AD50 3K, 1K 1K~3K - - 61
6 A/D D/A 1. DSP MCBSP 2. D/A A/D 3. MCBSP AIC23 4. AIC23 MCBSP. CCS. DSP. DSP AIC23 MCBSP 1 AIC23 AIC23 TI A/D D/A 3.3V 1.5V 48kHz A/D 100dB SPI 2-wire I 2 S SPI USB 16 24 20 32 32Ω 30mW (power-down) 15uW 2 AIC23 AIC23 1 AIC23 CS( ) SDIN( ) SCLK( MODE( ) AIC23 LRCIN( ) DIN( ) LROUT( ) DOUT( ) BLCK( AIC23 2 AIC23 RLINEIN( ) LLINEIN( ) 1VRMS MICIN( ) MIC 1 5 0~20dB LINEIN A/D RHPOUT( ) LHPOUT( ) 3.3V 32Ω 30mW +6dB~-73dB D/A MIC Bypass ROUT( ) LOUT( ) AIC23 D/A 1V 1Vrms - - 62
AIC23 AIC23 A/D D/A 16 20 24 32 AIC23 XTI( ) XTO( ) AIC23 MIC MIC AIC23 3 AIC23 1 AIC23 AIC23 SPI (2-wire) MODE SPI MODE 2-wire SPI 2 AIC23 - - 63
0000000 0000001 0000010 0000011 0000100 0000101 0000110 0001000 0001001 0001111 LRS / 0 1 LIM 0 1 LIV4~0 11111 ±12dB 00000 34.5dB 1.5dB/LSB X LSR / 0 1 LZC 0 1 LHV 6~0 1111111 +6dB 0110000=-73dB DACM D/A 0 1 - - 64
DEEMP 00 01 32kHz 10 44kHz 11=48kHz ADCHP A/D 0 1 OFF 0 1 CLK 0 1 OSC 0 1 OUT 0 1 DAC D/A 0 D/A 1 D/A ADC A/D 0 A/D 1 A/D MIC 0 1 LINE 0 1 MS / 0 1 LRSWAP D/A 0 1 LRP D/A IWL FOR DSP CLKOUT 0 1 CLKIN 0 1 SR BOSR USB/Normal 0 1 USB - - 65
12MHz USB ACT 0 1 RES 4 MCBSP MCBSP 1 MCBSP DSP AC97 I 2 S SPI / 128 8 12 16 20 24 32 A u 2 MCBSP MCBSP RSR RBR DRR XSR DXR compand A u MCBSP DR DX MCBSP CLKX CLKR MCBSP FSX FSR MCBSP CLKS XINT RINT CPU MCBSP SPSAx MCBSP 0039H 0 1 SPCR1 0000H 2 SPCR2 0001H PCR 000EH 1 XCR1 0004H 2 XCR2 0005H - - 66
1 SPCR 1~2 XRST RRST FRST 0 MCBSP 2 3 MCBSP 4 DXR 5 SPCR 1~2 XRST RRST FRST 1 MCBSP 6 MCBSP - - 67
AIC23 Bypass LINEIN AIC23 Bypass AIC23 D/A DSP AIC23 D/A HPOUT 1 5410 MCBSP0 AIC23 AIC23 DSP MCBSP0 AIC23 2 30 Bypass DSP 1 AIC23 AIC23 MODE SPI 2 CPLD AIC23 DSP MCBSP0 DSP 3 AIC23 ADC DAC 3 AIC23 (LINEIN) AIC23 (PHONE) AIC23 PHONE, 4.\aic23bypassda\aic231215.pjt DSP - - 68
5 - - 69
TMS320 DSP 1 TMS320C5410 DSP 1982 TI TMS320 DSP DSP TMS32010 TMS320 DSP C1x C2x C2xx C5x C54x C62x DSP C3x C4x C67x DSP C8x DSP TMS320C54x TMS320C54x 8 3 4 CPU C54x : 1. TMS320C54x CPU TMS320C54x 3 4 40 ALU 1 40 2 40 17 *17 40 / MAC CSSU / 40 8 2 ARAU - - 70
192K 64K 64K 64K I/O ROM / RAM DARAM RAM SARAM C54X DARAM DARAM 2 CPU DARAM DARAM TMS320C54x TMS320C54x DSP 8 3 1 TMS320C54x DSP C54x 8 16 4 / 4 PB 3 CB DB EB CPU CB DB EB 4 PAB CAB DAB EAB C54x ARAU0 ARAU1 - - 71
PB / MVPD READA 3 C54x CPU DB EB. C54x 192K 3 64K 64K 64K I/O C54x RAM ROM RAM RAM SARAM RAM DARAM C54x 26 CPU RAM 4 1 2 1. C54X 3 I/O RAM ROM EPROM EEPROM 3 192K I/O C54x DARAM SARAM ROM RAM ROM 2. C54x 64K ROM RAM DARAM RAM SARAM PAGEN FF80H 128 ROM C54x ROM 28K 48K 2K ROM 2K ROM F800h~FFFFh TI 3. C54X 64K RAM SARAM DARAM C54x ROM RAM ROM 4.I/O - - 72
C54x I/O 64K 0000h~FFFFh PORTR PORTW I/O. C54x CPU CPU 40 ALU 2 40 16~30 / CSSU CPU 1. C54x 40 ALU 40 A B ALU A B 40 ALU 16 ALU 16 ALU X 2 32 16 DB ALU Y 4 A B CB T ALU 40 A B 2. A B ALU / ALU A / 39 32 31 16 15 0 32 C54x CPU CPU C54x I/O BIO XF - - 73
1. I/O C54x 64K I/O 2 BIO XF BIO BIO XF 2. 3 TIM PRD TCR 3 0024h 0025h 0026h TIM PRD TCR C54x 4 16 CLOCKOUT 0 3. C54x PLL PLL CPU CPU 4. HPI 8 HPI HPI CPU C54x HPI HPI 8 HD 7 0 HPI 8 16 C54x - - 74
2 TMS320C54X TMS320C54X 129 5 A ACC ACCA ACCB ALU ARx ARP ASM B BRAF BRC BITC C16 C CC CMPT CPL Cond [d], [D] DAB DAR dmad Dmem DP dst dst_ EAB EAR extpmad FRCT hi (A) A A B 0 x 7 ST0 3 AR ST1 5 16 ASM 15 B ST1 4 ST1 16 / ST0 2 0 CC 3 ST1 ST1 D DAB 16 0 dmad 65535 ST0 9 0 DP 511 A B E EAB 23 ST1 A 31 16 - - 75
HM IFR INTM K K3 K5 K9 lk Lmem mmr MMR MMRx MMRy n N OVA OVB OVdst OVdst_ Ovsrc OVM PA PAR PC pmad Pmem PMST prog [R] md RC RTN REA RSA SBIT SHFT SHIFT ST1 ST1 9 3 0 K3 7 5 16 K5 15 9 0 K9 511 16 32 AR0 AR7 SP XC n=1 2 RSBX SSBX XC (ST0 ST1) ST0 A ST0 B A B A B A B ST1 16 0 PA 65535 16 0 pmad 65535 RETF[D] 4 RSBX SSBX XC (0 SBIT 15) 4 0 SHFT 15 5 16 SHIFT 15 - - 76
Sind Smem SP src ST0 ST1 SXM T TC TOS TRN TS uns XF XPC Xmem Ymem 16 A B 0 1 ST1 ST0 / T 5 0 16 TS 31 ST1 16 16 1. (1) ADD Smem, src ADD Smem, TS, src ADD Smem, 16, src[,dst] ADD Smem, [,SHIFT], src[,dst] ADD Xmem, SHFT, src ADD Xmem, Ymem, dst ADD # lk [,SHFT], src [,dst] ADD # lk, 16, src[,dst] ADD src, [,SHIFT][,dst] ADD src, ASM[,dst] ADDC Smem, src ADDM # lk, Smem ADDS Smem, src ACC ACC 16 ACC ACC ACC 16 ACC 16 ACC ASM 2 SUB Smem, src SUB Smem, TS, src SUB Smem, 16, src[,dst] ACC 16 ACC - - 77
SUB Smem, [,SHIFT], src[,dst] SUB Xmem, SHFT, src SUB Xmem, Ymem, dst SUB # lk [,SHFT], src [,dst] SUB # lk, 16, src[,dst] SUB src, [,SHIFT][,dst] SUB src, ASM[,dst] SUBB Smem, src SUBC Smem, src SUBS Smem, src ACC ACC 16 ACC 16 ACC ASM 3 MPY Smem, dst MPYR Smem, dst MPY Xmem, Ymem, dst MPY Smem, # lk, dst MPY # lk, dst MPYA dst MPYA Smem MPYU Smem, dst SQUR Smem, dst SQUR A, dst T T T ACCA T ACCA T ACCA 4 MAC Smem, src MAC Xmem, Ymem src[,dst] MAC # lk, src[,dst] MAC Smem, # lk, src[,dst] MACR Smem, src MACR Xmem, Ymem,src [,dst] MACA Smem, [,B] MACA T, src[,dst] MACAR Smem[,B] MACAR T, src[,dst] T ACC ACC T ACC ACC T ACC ( ) ACC ( ) ACCA ACCB T ACCA ACC ACCA ACCB ( ) T ACCA ACC ( ) MACD Smem, pmad, src MACP Smem, pmad, src MACSU Xmem, Ymem, src - - 78
MAS Smem, src MASR Smem, src MAS Xmem, Ymem, src[,dst] MASR Xmem, Ymem, src[,dst] MASA Smem [,B] MASA T, src[,dst] MASAR T, src[,dst] SQURA Smem, src SQURS Smem, src T ACC T ACC ( ) ACC ACC ACCB ACCA src ACCA T src ACCA T ( ) 5 DADD Lmem, src[,dst] DADST Lmem, dst DRSUB Lmem, src DSADT Lmem, dst DSUB Lmem, src DSUBT Lmem, dst T 16 T ACC / 16 T 6 ABDST Xmem, Ymem ABS src[,dst] CMPL src[,dst] DELAY Smem EXP src FIRS Xmem, Ymem, pmad LMS Xmem, Ymem MAX dst MIN dst NEG src[,dst] NORM src[,dst] POLY Smem RND src[,dst] SAT src SQDST Xmem, Ymem ACC 2 1 AND Smem, src AND # lk[,shft], src[,dst] ACC ACC - - 79
AND # lk, 16, src[,dst] AND src[,shift] [,dst] ANDM # lk, Smem 16 ACC 2 OR Smem, src OR # lk[,shft], src[,dst] OR # lk, 16, src[,dst] OR src[,shift] [,dst] ORM # lk, Smem ACC ACC 16 ACC 3 XOR Smem, src XOR # lk[,shft], src[,dst] XOR # lk, 16, src[,dst] XOR src[,shift] [,dst] XORM # lk, Smem ACC ACC 16 ACC 4 ROL src ROL TC src ROR src SFTA src, SHIFT[,dst] SFTC src SFTL src, SHIFT[,dst] TC 5 BIT Xmem, BITC BITF Smem, # lk BITF Smem CMPM Smem, # lk CMPR CC, ARx T ARx AR0 3 1 B[D] pmad BACC[D] src BANZ[D] pmad, Sind BC[D] pmad, cond[,cond[,cond]] FB[D] extpmad FBACC[D] src AR 0 ACC - - 80
2 CALA[D] src CALL[D] pmad CC[D] pmad,cond[,cond[,cond]] FCALA[D] src FCALL[D] extpmad ACC 3 INTRK TRAPK 4 FRET[D] FRETE[D] RC[D] cond[,cond[,cond]] RET[D] RETE[D] RETF[D] 5 RPT Smem RPT # k RPT # lk RPTB[D] pmad RPTZ dst, # lk ACC 0 6 FRAME K POPD Smem POPM MMR PSHD Smem PSHM MMR 7 IDLE k MAR Smem NOP RESET RSBX N, SBIT SSBX N, SBIT XC n, cond[,cond[,cond]] - - 81
4 1 DST src, Lmem ST T, Smem ST TRN, Smem ST # lk, Smem STH src, Smem STH src, ASM, Smem T TRN ACC ASM STH src, SHFT, Xmem STH src[,shift], Smem STL src, Smem STL src, ASM, Smem ACC ACC ACC ASM STL src, SHFT, Xmem STL src[,shift], Smem STL M src, MMR STM # lk, MMR ACC ACC 2 DLD Lmem, dst LD Smem, dst LD Smem, TS, dst LD Smem, 16, dst LD Smem[,SHIFT], dst LD Xmem, SHFT, dst LD # K, dst LD # lk[,shft], dst LD # lk, 16, dst LD src, ASM[,dst] LD src[, SHIFT], dst LD Smem, T LD Smem, DP LD # k9, DP LD # k5, ASM LD # k3, ARP LD Smem, ASM ACC 16 ACC ACC Xmem ACC ACC ACC 16 ACC ASM T DP 9 DP 5 3 ARP 4 0 ASM - - 82
LDM MMR, dst LDR Smem, dst LDU Smem, dst LTD Smem ACC T 3 CMPS src, Smem SACCD src, Xmem, cond SRCCD Xmem, cond STRCD Xmem, cond T 4 ST src, Ymem ACC LD Xmem, dst ST src, Ymem ACC T LD Xmem, T 5 LD Xmem, dst / MAC Ymem, dst_ LD Xmem, dst / MACR Ymem, dst_ LD Xmem, dst / MAS Ymem, dst_ LD Xmem, dst / MASR Ymem, dst_ 6 ST src, Ymem ACC ADD Xmem, dst ST src, Ymem ACC ADD Xmem, dst 7 ST src, Ymem / MAC Xmem, dst ST src, Ymem / MACR Xmem, dst ST src, Ymem / MAS Xmem, dst ST src, Ymem / - - 83
MASR Xmem, dst ST src, Ymem MPY Xmem, dst 8 MVDD Xmem, Ymem MVDK Smem, dmad MVDM dmad, MMR MVDP Smem, pmad MVKD dmad, Smem MVMD MMR, dmad MVMM MMRx, MMRy MVPD pmad, Smem PORTR PA, Smem PORTW Smem, PA READA Smem ACCA WRITA Smem ACCA 5 1 FIRS MACD MACP MVDK MVDM MVDP MVKD MVMD MVPD READA WRITA MMR MMR 2 RPT RPTZ ADDM ANDM B[D] BACC[D] BANZ[D] 0 - - 84
BC[D] CALA[D] CALL[D] CC[D] CMPR DST FB[D] FBACC[D] FCALA[D] FCALL[D] FRET[D] FRETE[D] IDLE INTR LD ARP LD DP MVMM ORM RC[D] RESET RET[D] RETF[D] RND RPT RPTB[D] RPTZ RSBX SSBX TRAP XC XORM 32 IDLE MMR - - 85