MENU SYD8821: Ultra Low Power Bluetooth 4.2 Single Mode SoC General Description Key Features Applications Key Para

Size: px

Start display at page:

Download "MENU SYD8821: Ultra Low Power Bluetooth 4.2 Single Mode SoC General Description Key Features Applications Key Para"

涕兼庾
6 years ago
Views:

1 SYD8821: Ultra Low Power Bluetooth 4.2 Single Mode SoC 1.1 General Description The SYD8821 is a low power and high performance 2.4GHz Bluetooth Low Energy SoC. SYD8821 integrates all Bluetooth smart devices needed: a 32-bit ARM Cortex-M0 with Flash memory, digital interface and 2.4GHz RF transceiver. SYD8821 also integrates DCDC converter to provide SoC solution for stand-alone application as HID, Wearable Device. 1.2 Key Features Fully qualified Bluetooth low energy 4.2 Master/Slave device Cortex M0 32-bit MCU with max. 64MHz clock rate (8,16, 32 and 64MHz for optional) Low power and excellent performance 2.4GHz transceiver built-in balun for compact layout area Integrate 4Mb Flash, 128kB ROM and 192kB RAM, 16kB Cache RAM 8 channel 10-Bit 1Msps SAR ADC Integrate 32MHz and kHz XTAL oscillators Built in 64MHz and kHz RCOSC Communication interface options I2C(Master)x2; I2C(Slave)x1 2-Wire SPI(Master); 4-Wire SPI(Master); UART x2 Digital peripherals LED x3 PWM x12 (3x4) Support Serial Wire (SW) debug mode Integrate Quadrature Decoder Capacitance detection for key applications. Keyboard Scanner Integrated DCDC converter Operating Temperature: -40 ~85 C 1.3 Applications Wearable device (wristband, smart watch, etc.) HID device (smart remote controller, etc.) BLE module (UART transmission) Health applications (smart weight, etc.) Home and industrial automation 1.4 Key Parameters Parameter Value Max TX Power 4 dbm RX Sensitivity -94 dbm TX RF 4.2 ma *Vbat=3V, on-chip DCDC RX 2.4 ma *Vbat=3V, on-chip DCDC Sleep Mode Current 2.5 ua Deep Sleep Mode Current 1 ua RF Input Impedance 50 Ω Internal Flash 512 kb SRAM 192 kb BAT Supply Voltage (V) 1.7~4.3V 31 Operating Temperature, Tj -40~+85 C 1

2 MENU SYD8821: Ultra Low Power Bluetooth 4.2 Single Mode SoC General Description Key Features Applications Key Parameters Introduction Overview Pin assignments Absolute maximum ratings Recommended operating conditions Mechanical specifications CPU Memory Peripheral interface Debugger interface (DIF) Trace pin multiplexing Power management (POWER) Main regulators LDO regulator setup DC/DC converter setup System OFF mode System ON mode Sub power modes Power supply supervisor Power-fail comparator RAM blocks Reset Power-on reset Pin reset Wakeup from System OFF mode reset Soft reset Watchdog reset Brown-out reset

3 11.17 Retained registers Reset behavior Power Management (SD: VPOF) Clock management (CLOCK) MHz Crystal Oscillator MHz RC Oscillator kHz Crystal Oscillator kHz RC Oscillator khz synthesized from HFCLK (LFSYNT) External clock references High Frequency clock references ( Add) Calibrating the khz RC oscillator General purpose input/output () tasks and events (TE) GHz Radio (RADIO) General Radio Characteristics Radio Current Consumption Transmitter Specification Receiver Specification Radio Timing Parameters RSSI Specifications Timer/counter (TIMER) Real time counter (RTC) Random number generator (RNG) Bias correction Speed AES electronic codebook mode encryption (ECB) ECB data structure Shared resources Electrical Specification TX/RX FIFO depth AES CCM mode encryption (CCM) Accelerated address resolver (AAR)

4 23.0 CMAC/ECDH Serial peripheral interface master (SPIM) with SPI slave (SPIS) I2C compatible two-wire interface master with I2C compatible two-wire interface slave with Universal asynchronous receiver/transmitter with (UARTE) Functional description Pin configuration Shared resources Transmission Reception Suspending the UART Error conditions Using the UART without flow control Parity configuration Successive approximation analog-to-digital converter (SARADC) Low power comparator (LPCOMP) Watchdog timer (WDT) Reload criteria Temporarily pausing the watchdog Watchdog reset Software Interrupts (SWI) Pulse density modulation interface (PDM) Master clock generator Module operation Decimation filter Digital Voice interface (PCM, I2S) Mode Transmitting and receiving Left right clock (LRCK) Serial clock (SCK) Master clock (MCK) Width, alignment and format Pin configuration

5 35.0 Pulse Width Modulation (PWM) Pin configuration Wave Counter Decoder Limitations Keyboard Scanner Document Revision History

6 2.0 Introduction 2.1 Overview The SYD8821 chip is highly integrated with ARM Cortex -M0 processor, Bluetooth Low Energy v4.2 baseband control core, ROM, Flash, Bluetooth Modem, Radio Transceiver, on-chip Balun and digital interfaces for the BLE application. The Cortex M0 can operate at 64MHz clock rate for heavy thread computing application, and can also operate at lower clock rate for simple data communication purpose. SYD8821 has DCDC converter built-in to provide full-solution SoC for stand-alone applications such as HID and Wearable devices. 错误! 未找到引用源 shows the architecture block diagram of the chip. Refer to the subsequent chapters for detailed information on the functionality of the different interface blocks. 6

7 APB AHB SYD8821 Product Datasheet Cortex M0 interconnect Code bus FLASH/ Flash controller arbiter DATA_RAM I-Cache/ cache controller AHB2APB (M2M) Control bus TRNG (PAD) CAP DET SARADC POWER CLOCK LPCOMP UART SPI_M PCM SPI_S I2S I2C_M PDM I2C_S timer KEYBOARD QDEC WDT TE RTC PWM RFC RADIO Modem Crypto (ECB/CCM/AAR) LL Fig1. SYD8821 Block Diagram 7

8 VDDIO ICE_CLK ICE_DATA RF SYD8821 Product Datasheet 3.0 Pin assignments AVDD2_TRX 47 AVDD2_SX 46 XTAL VDDIO Top Veiw GND AVDD2_BB 44 RESETB 43 XTAL1_32k 42 VBAT 41 VH_POWER 40 PGND 39 LX 38 VDCDC 37 DVDD09_BB Table 1. Signal Pins Description Pin No. Signal Name Type Description 1 RFP BiDir 2.4GHz transceiver RF port, connected to antenna 2 ICE_DATA BiDir Serial debug port interface DATA GPO, PWM 8

9 Pin No. Signal Name Type Description 3 ICE_CLK BiDir Serial debug port interface Clock GPO, PWM 4 30 BiDir 5 29 BiDir 6 28 BiDir 7 27 BiDir 8 26 BiDir 9 25 BiDir BiDir, PWM2, or LED2 I 2 C: Data IO, as I2C_SDA0 UART: UART_TXD0, PWM0, or LED0 I 2 C:Clock output, as I2C_SCL0, UART: UART_RXD0, Key_T2, PWM1, or LED1 UART: UART_RTS0, Key_T1, PWM2, or LED2 UART: UART_CTS BiDir, or Key_Z2 I 2 C: Data IO,as I2C_SDA1 UART: UART_TXD BiDir, or Key_Z1 I 2 C:Clock output, I2C_SCL1 UART: UART_RXD BiDir, PWM1, or LED BiDir, PWM2, or LED2 UART: UART_TXD BiDir, PWM0, or LED0 UART: UART_RXD BiDir, PWM1, or LED1 UART: UART_RTS BiDir, PWM2, or LED2 UART: UART_CTS BiDir, MouseKey_B5, PWM0, or LED0 I 2 C:Data IO, I2C_SDA1 9

10 Pin No. Signal Name Type Description BiDir, MouseKey_B4, PWM1, or LED1 I 2 C:Clock output, I2C_SCL BiDir, MouseKey_CPI, PWM2, or LED2 21 VDDIO Power Power for IO, 1.8V~3.6V BiDir, MouseKey_Middle BiDir, MouseKey_Right BiDir, MouseKey_Left BiDir 26 9 BiDir 27 8 BiDir 28 7 BiDir 29 6 BiDir 30 5 BiDir 31 4 BiDir Motion_Wake_Up as motion detect for external sensor, active_l SPI4W: Master, Data output, SPI_DO SPI4W:Master, Chip Select, SPI_CSN SPI3W:Master, Chip Select, SPI_CSN SPI4W:Master, Data input, SPI_DI SPI3W:Master, Data IO, SPI_DIO I 2 C:Data IO, I2C_SDA0 SPI4W:Master, Clock output, SPI_CLK SPI3W:Master, Clock output, SPI_CLK I 2 C:Clock output, I2C_SCL0 SPI4W: Master, Data output, SPI_DO_1 I 2 C:Data IO, I2C_SDA1 UART: UART_TXD0 SPI4W: Master, Chip Select, SPI_CSN_1 I 2 C: Clock output, I2C_SCL1 UART: UART_RXD BiDir 10

11 Pin No. Signal Name Type Description SPI4W:Master, Data input, SPI_DI_1 UART: UART_RTS BiDir 34 1 BiDir 35 0 BiDir, PWM0, or LED0 SPI4W: Master, Clock output, SPI_CLK_1 UART: UART_CTS0, PWM1, or LED1 Analog Input_1 I 2 C:Data IO, I2C_SDA1 UART: UART_TXD1, PWM2, or LED2 Analog Input_0 I 2 C: Clock output, I2C_SCL0 UART: UART_RXD0 36 DVDD15_BB Power Internal 1.5V LDO output for baseband, need add 0.1uF capacitor close to Pin DVDD18_Flash Power Internal 1.8V LDO output for Flash, need add 0.1uF capacitor close to Pin4. 38 VDCDC Power Input of internal LDO, and feedback voltage for DCDC. 39 LX Power Switch Node with connecting to inductor. Keep pcb trace as short and wide as possible. 40 PGND Power GND for DCDC 41 VH_POWER Power Boost mode: Output power pin, connected directly to boost output capacitor. Keep pcb trace as short and wide as possible. Buck mode: Input power pin, connector to battery or external power source. Recommend to add de-coupling cap, 10uF. Keep pcb trace as short and wide as possible. 42 VBAT Power Provide power for DCDC internal control unit. Keep pcb trace as short and wide as possible. 43 XTAL1_32k In Crystal input for kHz XTAL 44 RESETB In Active_L signal for HW reset. Recommended to add RC POR circuit (R=100k, C= 100nF) connected to VDDIO power domain. 45 AVDD1_BB Power Internal LDO input for baseband analog circuit, need add 0.1uF capacitor close 11

12 Pin No. Signal Name Type Description to Pin XTAL1 In Crystal input for 16MHz XTAL 47 AVDD1_SX Power Internal LDO input for RF_SX circuit, need add 0.1uF capacitor close to Pin AVDD1_TRX Power Internal LDO input for RF_TRX circuit, need add 0.1uF capacitor close to Pin48. 12

USB解决方案.ppt

USB解决方案.ppt USB USB? RS232 USB USB HID U modem ADSL cable modem IrDA Silabs USB CP210x USB UART USB RS-232 USB MCU 15 USB 12 FLASH MCU 3 USB MCU USB MCU C8051F32x 10 ADC 1.5%, Vref CPU 25MIPS 8051 16KB Flash -AMUX