Microsoft PowerPoint - C15_LECTURE_NOTE_08.ppt
|
|
- 际讨 邵
- 6 years ago
- Views:
Transcription
1 THE 888 AND 886 MICROPROCESSORS AND THEIR MEMORY AND INPUT/OUTPUT INTERFACES The 888 and 886 Microprocessors and Their Memory and Input/output Interfaces 8. The 888 and 886 Microprocessors 8.2 Minimum-Mode and Maximum-Mode System 8.3 Minimum-Mode Interface 8.4 Maximum-Mode Interface 8.5 Electrical Characteristics 8.6 System Clock 8.7 Bus Cycle and Time States 8.8 Hardware Organization of the Memory Address Space 6 37 微處理機原理與應用 Lecture 8-2
2 The 888 and 886 Microprocessors and Their Memory and Input/output Interfaces 8.9 Memory Bus Status Codes 8. Memory Control Signals 8. Read and Write Bus Cycles 8.2 Memory Interface Circuits 8.3 Programmable Logic Arrays 8.4 Types of Input/Output 8.5 An Isolated Input/Output Interface 8.6 Input/Output Data Transfer 8.7 Input/Output Instructions 8.8 Input/Output Bus Cycles 6 37 微處理機原理與應用 Lecture The 888 and 886 Microprocessors The 886, announced in 978, was the first 6-bit microprocessor introduced by Intel Corporation. 886 and 888 are internally 6-bit MPU. However, externally the 886 has a 6-bit data bus and the 888 has an 8-bit data bus 微處理機原理與應用 Lecture 8-4 The 888 microprocessor 2
3 8. The 888 and 886 Microprocessors 886 and 888 both have the ability to address up to Mbyte of memory and 64K of input/output port. The 888 and 886 are both manufactured using high-performance metal-oxide semiconductor (HMOS) technology. The 888 and 886 are housed in a 4-pin dual inline package and many pins have multiple functions. Intel D886- Microprocessor Processor Speed:. MHz Bus Speed:. MHz FPU: no SOURCE: 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-5 林達德 8. The 888 and 886 Microprocessors CMOS, Complementary Metal-Oxide- Semiconductor, is a major class of integrated circuits used in chips such as microprocessors, microcontrollers, static RAM, digital logic circuits, and analog circuits such as image sensors. Two important characteristics of CMOS devices are high noise immunity and low static power supply drain. Significant power is only drawn when its transistors are switching between on and off states; consequently, CMOS devices do not produce as much heat as other forms of logic such as TTL. CMOS also allows a high density of logic functions on a chip 微處理機原理與應用 Lecture 8-6 3
4 8. The 888 and 886 Microprocessors 888 CPU Pin layout of the 886 and 888 microprocessor 6 37 微處理機原理與應用 Lecture Minimum-Mode and Maximum- Mode System The 886 and 888 microprocessors can be configured to work in either of two modes: The minimum mode - MN/ MX = The maximum mode - MN/ MX = The mode selection feature lets the 888 or 886 better meet the needs of a wide variety of system requirement. Minimum mode 888/886 systems are typically smaller and contain a single processor. Depending on the mode of operation selected, the assignment for a number of the pins on the microprocessor package are changed 微處理機原理與應用 Lecture 8-8 4
5 8.2 Minimum-Mode and Maximum- Mode System Signals common to both minimum and maximum mode 6 37 微處理機原理與應用 Lecture Minimum-Mode and Maximum- Mode System Unique minimum-mode signals 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8- 林達德 5
6 8.2 Minimum-Mode and Maximum- Mode System Unique maximum-mode signals 6 37 微處理機原理與應用 Lecture Minimum-Mode and Maximum- Mode System EXAMPLE Which pins provide different signal functions in the minimum-mode 888 and minimum-mode 886? Solution: (a) Pins 2 through 8 on the 888 are address lines A 4 through A 8, but on the 886 they are address/data lines AD 4 through AD 8. (b) Pin 28 on the 888 is IO/M output and on the 886 it is the M/IO output. (c) Pin 34 of the 888 is the SSO output, and on the 886 this pin supplies the BHE/S 微處理機原理與應用 Lecture 8-2 6
7 8.3 Minimum-Mode Interface Block diagram of the minimum-mode 888 MPU 6 37 微處理機原理與應用 Lecture Minimum-Mode Interface Block diagram of the minimum-mode 886 MPU 6 37 微處理機原理與應用 Lecture 8-4 7
8 8.3 Minimum-Mode Interface The minimum-mode signals can be divided into the following basic groups: Address/Data bus Status signals Control signals Interrupt signals DMA interface signals 6 37 微處理機原理與應用 Lecture Minimum-Mode Interface Address/Data bus The address bus is used to carry address information to the memory and I/O ports. The address bus is 2-bit long and consists of signal lines A through A 9. A 2-bit address gives the 888 a Mbyte memory address space. Only address line A through A 5 are used when addressing I/O. This give an I/O address space of 64 Kbytes. The 888 has 8 multiplexed address/data bus lines (A ~A 7 ) while 886 has 6 multiplexed address/data bus lines (A ~A 5 ) 微處理機原理與應用 Lecture 8-6 8
9 8.3 Minimum-Mode Interface Status signals The four most significant address, A 9 through A 6 are multiplexed with status signal S 6 through S 3. Bits S 4 and S 3 together form a 2-bit binary code that identifies which of the internal segment registers was used to generate the physical address. S 5 is the logic level of the internal interrupt flag. S 6 is always at the logic level. S 4 S 3 Address Status Alternate (relative to the ES segment) Stack (relative to the SS segment) Code/None (relative to the CS segment or a default of zero Data (relative to the DS segment) 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-7 林達德 8.3 Minimum-Mode Interface Control signals The control signals are provided to support the memory and I/O interfaces of the 888 and 886. ALE Address Latch Enable IO/M IO/Memory (888) M/IO Memory/IO (886) DT/R Data Transmit/Receive (888/886) SSO System Status Output (888) BHE Bank High Enable (886) RD Read (888/886) WR Write (888/886) DEN Data Enable (888/886) READY Ready (888/886) 6 37 微處理機原理與應用 Lecture 8-8 9
10 8.3 Minimum-Mode Interface Interrupt signals The interrupt signals can be used by an external device to signal that it needs to be serviced. INTR Interrupt Request INTA Interrupt Acknowledge TEST Test (can be use to synchronize MPU) NMI Nonmaskable Interrupt RESET Reset (hardware reset of the MPU) 6 37 微處理機原理與應用 Lecture Minimum-Mode Interface DMA interface signals When an external device wants to take control of the system bus, it signals this fact to the MPU by switching HOLD to the logic level. When in the hold state, signal lines AD through AD 7, A 8 through A 5, A 6 /S 3 through A 9 /S 6, SSO, IO/M, DT/R, RD, WR, DEN, and INTR are all put into high-z state. The 888 signals external devices that the signal lines are in the high-z state by switching its HLDA output to the logic level 微處理機原理與應用 Lecture 8-2
11 8.4 Maximum-Mode Interface The maximum-mode configuration is mainly used for implementing a multiprocessor/coprocessor system environment. Global resources and local resources In the maximum-mode, facilities are provided for implementing allocation of global resources and passing bus control to other microprocessors sharing the system bus 微處理機原理與應用 Lecture Maximum-Mode Interface 8288 bus controller 888 maximum-mode block diagram 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-22 林達德
12 8.4 Maximum-Mode Interface 8288 bus controller 886 maximum-mode block diagram 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-23 林達德 8.4 Maximum-Mode Interface 8288 bus controller In the maximum-mode, 888/886 outputs a status code on three signal line, S, S, S 2, prior to the initialization of each bus cycle. The 3-bit bus status code identifies which type of bus cycle is to follow and are input to the external bus controller device, The 8288 produces one or two command signals for each bus cycle 微處理機原理與應用 Lecture
13 8.4 Maximum-Mode Interface 8288 bus controller Status Inputs CPU Cycle 8288 Command S 2 S S Interrupt Acknowledge Read I/O Port Write I/O Port Halt Instruction Fetch Read Memory Write Memory Passive INTR IORC IOWC, AIOWC None MRDC MRDC MWTC, AMWC None Bus status code 6 37 微處理機原理與應用 Lecture Maximum-Mode Interface 8288 bus controller Block diagram and pin layout of 8288 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-26 林達德 3
14 8.4 Maximum-Mode Interface Lock signal The lock signal (LOCK) is meant to be output (logic ) whenever the processor wants to lock out the other processor from using the bus. Local bus control signals The request/grant signals (RQ/GT, RQ/GT ) provide a prioritized bus access mechanism for accessing the local bus 微處理機原理與應用 Lecture Maximum-Mode Interface Queue status signals The 2-bit queue status code QS and QS tells the external circuitry what type of information was removed form the queue during the previous clock cycle. QS QS Queue Status (low) No Operation. During the last clock cycle, nothing was taken form the queue. First byte. The byte taken from the queue was the first byte of the instruction. (high) Queue Empty. The queue has been reinitialized as a result of the execution of a transfer of instruction. Subsequent Byte. The byte taken from the queue was a subsequent byte of the instruction. Queue status code 國立台灣大學 生物機電系 6 37 微處理機原理與應用 Lecture 8-28 林達德 4
15 8.4 Maximum-Mode Interface EXAMPLE If the bus status code S 2 S S equals, what type of bus activity is taking place? Which command output is produced by the 8288? Solution: Looking at the bus status table, we see that bus status code identifies a read memory bus cycle and causes the MRDC output of the bus controller to switch to logic 微處理機原理與應用 Lecture Electrical Characteristics Power is applied between pin 4 (V cc ) and pins (GND) and 2 (GND). The nominal value of V cc is specified as +5V dc with a tolerance of ±%. Both 888 and 886 draw a maximum of 34mA from the supply. Symbol Meaning Minimum Maximum Test condition V IL Input low voltage -.5 V +.8 V V IH Input high voltage +2. V V cc +.5 V V OL Output low voltage +.45 V I OL =2. ma V OH Output high voltage +2.4 V I OH =-4 μa I/O voltage levels 6 37 微處理機原理與應用 Lecture 8-3 5
16 8.6 System Clock The time base for synchronization of the internal and external operations of the microprocessor in a microcomputer system is provided by the clock (CLK) input signal. The standard 888 operates at 5 MHz and the operates at 8 MHz. The 886 is manufactured in three speeds: 5-MHz 886, 8-MHz 886-2, and the -MHz The CLK is externally generated by the 8284 clock generator and driver IC 微處理機原理與應用 Lecture System Clock Block diagram of the 8284 clock generator 6 37 微處理機原理與應用 Lecture
17 8.6 System Clock Block diagram of the 8284 clock generator 6 37 微處理機原理與應用 Lecture System Clock Connecting the 8284 to the or 24MHz crystal Typical value of CL when used with 5MHz crystal is 2pF The fundamental crystal frequency is divided by 3 within the 8284 to give either a 5- or 8-MHz clock signal 6 37 微處理機原理與應用 Lecture
18 8.6 System Clock CLK waveform The signal is specified at Metal Oxide Semiconductor (MOS)-compatible voltage level. The period of the 5-MHz 888 can range from 2 ns to 5 ns, and the maximum rise and fall times of its edges equal ns 微處理機原理與應用 Lecture System Clock PCLK and OSC signals The peripheral clock (PCLK) and oscillator clock (OSC) signals are provided to drive peripheral ICs. The clock output at PCLK is half the frequency of CLK. The OSC output is at the crystal frequency which is three times of CLK 微處理機原理與應用 Lecture
19 8.6 System Clock EXAMPLE If the CLK input of an 886 MPU is to be driven by a 9-MHz signal, what speed version of the 886 must be used and what frequency crystal must be attached to the 8284 Solution: The 886- is the version of the 886 that can be run at 9-MHz. To create the 9-MHz clock, a 27-MHz crystal must be used on the 微處理機原理與應用 Lecture Bus Cycle and Time States A bus cycle defines the basic operation that a microprocessor performs to communicate with external devices. Examples of bus cycles are the memory read, memory write, input/output read, and input/output write. The bus cycle of the 888 and 886 microprocessors consists of at least four clock periods. If no bus cycles are required, the microprocessor performs what are known as idle states. When READY is held at the level, wait states are inserted between states T 3 and T 4 of the bus cycle 微處理機原理與應用 Lecture
20 8.7 Bus Cycle and Time States Bus cycle clock periods, idle state, and wait state 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-39 林達德 8.7 Bus Cycle and Time States EXAMPLE What is the duration of the bus cycle in the 888-based microcomputer if the clock is 8 MHz and the two wait states are inserted. Solution: The duration of the bus cycle in an 8 MHz system is given by t cyc = 5 ns + N x 25 ns In this expression the N stands for the number of waits states. For a bus cycle with two wait states, we get t cyc = 5 ns + 2 x 25 ns = 5 ns + 25 ns = 75 ns 6 37 微處理機原理與應用 Lecture 8-4 2
21 8.8 Hardware Organization of the Memory Address Space M BYTES FFFFF FFFFF 2 A 9 A D 7 D 6 37 微處理機原理與應用 Lecture 8-4 Mx8 memory bank of the Hardware Organization of the Memory Address Space 52K BYTES FFFFF FFFFD 52K BYTES FFFFE FFFFC A 9 A D 5 D 8 BHE D 7 D A High and low memory banks of the 886 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-42 林達德 2
22 8.8 Hardware Organization of the Memory Address Space Transfer X X+ (X) A 9 A D 7 D 6 37 微處理機原理與應用 Lecture 8-43 Byte transfer by the Hardware Organization of the Memory Address Space First bus cycle Second bus cycle X+ (X) X+ (X) A 9 A D 7 D A 9 A D 7 D Word transfer by the 微處理機原理與應用 Lecture
23 8.8 Hardware Organization of the Memory Address Space Transfer X Y+ X+ Y (X) A 9 A D 5 D 8 BHE (HIGH) D 7 D A (LOW) Even address byte transfer by the 微處理機原理與應用 Lecture Hardware Organization of the Memory Address Space Transfer X+ Y+ (X+) Y X A 9 A D 5 D 8 BHE (LOW) D 7 D A (HIGH) Odd address byte transfer by the 微處理機原理與應用 Lecture
24 8.8 Hardware Organization of the Memory Address Space Transfer X, X+ Y+ (X+) Y (X) A 9 A D 5 D 8 BHE (LOW) D 7 D A (LOW) Even address word transfer by the 微處理機原理與應用 Lecture Hardware Organization of the Memory Address Space First bus cycle Second bus cycle X+3 X+2 X+3 X+2 (X+) (X) (X+) (X) A 9 A D 5 D 8 BHE (LOW) D 7 D A (HIGH) A 9 A D 5 D 8 BHE (HIGH) D 7 D A (LOW) Odd-address word transfer by the 微處理機原理與應用 Lecture
25 8.8 Hardware Organization of the Memory Address Space EXAMPLE Is the word at memory address 23 6 of an 886-based microcomputer aligned or misaligned? How many cycle are required to read it from memory? Solution: The first byte of the word is the second byte at the aligned-word address Therefore, the word is misaligned and required two bus cycles to be read from memory 微處理機原理與應用 Lecture Address Bus Status Codes Whenever a memory bus cycle is in progress, an address bus status code S 4 S 3 is output by the processor. S 4 S 3 identifies which one of the four segment register is used to generate the physical address in the current bus cycle: S 4 S 3 = identifies the extra segment register (ES) S 4 S 3 = identifies the stack segment register (SS) S 4 S 3 = identifies the code segment register (CS) S 4 S 3 = identifies the data segment register (DS) The memory address reach of the microprocessor can thus be expanded to 4 Mbytes 微處理機原理與應用 Lecture
26 8. Memory Control Signals Minimum-mode memory control signals Minimum-mode 888 memory interface 6 37 微處理機原理與應用 Lecture Memory Control Signals Minimum-mode memory control signals (888) ALE Address Latch Enable used to latch the address in external memory. IO/M Input-Output/Memory signal external circuitry whether a memory of I/O bus cycle is in progress. DT/R Data Transmit/Receive signal external circuitry whether the 888 is transmitting or receiving data over the bus. RD Read identifies that a read bus cycle is in progress. WR Write identifies that a write bus cycle is in progress. DEN Data Enable used to enable the data bus. SSO Status Line identifies whether a code or data access is in progress 微處理機原理與應用 Lecture
27 8. Memory Control Signals The control signals for the 886 s minimum-mode memory interface differs in three ways: IO/M signal is replaced by M/IO signal. The signal SSO is removed from the interface. BHE (bank high enable) is added to the interface and is used to select input for the high bank of memory in the 886 s memory subsystem 微處理機原理與應用 Lecture Memory Control Signals Maximum-mode memory control signals Maximum-mode 888 memory interface 6 37 微處理機原理與應用 Lecture
28 8. Memory Control Signals Maximum-mode memory control signals MRDC Memory Read Command MWTC Memory Write Command AMWC Advanced Memory Write Command Status Inputs CPU Cycle 8288 Command S 2 S S Interrupt Acknowledge Read I/O Port Write I/O Port Halt Instruction Fetch Read Memory Write Memory Passive 6 37 微處理機原理與應用 Lecture 8-55 INTA IORC IOWC, AIOWC None MRDC MRDC MWTC, AMWC None 8. Read and Write Bus Cycle Read cycle Minimum-mode memory read bus cycle of the 888 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-56 林達德 28
29 8. Read and Write Bus Cycle Read cycle Minimum-mode memory read bus cycle of the 886 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-57 林達德 8. Read and Write Bus Cycle Read cycle Maximum-mode memory read bus cycle of the 886 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-58 林達德 29
30 8. Read and Write Bus Cycle Write cycle Minimum-mode memory write bus cycle of the 888 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-59 林達德 8. Read and Write Bus Cycle Write cycle Maximum-mode memory write bus cycle of the 886 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-6 林達德 3
31 8.2 Memory Interface Circuit Address bus latches and buffers Bank write and bank read control logic Data bus transceivers/buffers Address decoders 6 37 微處理機原理與應用 Lecture Memory Interface Circuit Memory interface block diagram 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-62 林達德 3
32 8.2 Memory Interface Circuit Address bus latches and buffers Operation of the 74F373 OC L L L H Inputs Enable C H H L X D H L X X Output Q H L Q Z Block diagram of a D-type latch 6 37 微處理機原理與應用 Lecture Memory Interface Circuit Address bus latches and buffers Circuit diagram of the 74F 微處理機原理與應用 Lecture
33 8.2 Memory Interface Circuit A review of flip-flop/latch logic R Q Cross-NOR S-R flip-flop S 2 Q S Q Cross-NAND S-R flip-flop R 2 Q 6 37 微處理機原理與應用 Lecture Memory Interface Circuit A review of flip-flop/latch logic RESET SET 6 37 微處理機原理與應用 Lecture 8-66 Cross-NOR S-R flip-flop 33
34 8.2 Memory Interface Circuit A review of flip-flop/latch logic The D latch is used to capture, or latch the logic level which is present on the data line when the clock input is high. S R Q t- S R Q Q Q t 6 37 微處理機原理與應用 Lecture Memory Interface Circuit A review of flip-flop/latch logic Positive edge-triggered D flip-flop 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-68 林達德 34
35 8.2 Memory Interface Circuit A review of flip-flop/latch logic 6 37 微處理機原理與應用 Lecture 8-69 Positive edge-triggered JK flip-flop 8.2 Memory Interface Circuit A review of flip-flop/latch logic 6 37 微處理機原理與應用 Lecture 8-7 D-type latch 35
36 8.2 Memory Interface Circuit Address bus latches and buffers 6 37 微處理機原理與應用 Lecture 8-7 Address latch circuit 8.2 Memory Interface Circuit Bank write and bank read control logic Bank write control logic Bank read control logic 6 37 微處理機原理與應用 Lecture
37 8.2 Memory Interface Circuit Data bus transceivers Block diagram and circuit diagram of the 74F245 octal bus transceiver 6 37 微處理機原理與應用 Lecture Memory Interface Circuit Data bus transceivers 6 37 微處理機原理與應用 Lecture 8-74 Data bus transceiver circuit 37
38 8.2 Memory Interface Circuit Address decoder Address bus configuration with address decoding 6 37 微處理機原理與應用 Lecture Memory Interface Circuit Address decoder INPUTS OUTPUTS ENABLE G SELECT B A Y Y Y2 Y3 H X X H H H H L L L L H H H L L H H L H H L H L H H L H L H H H H H L Block diagram and operation of the 74F39 decoder 6 37 微處理機原理與應用 Lecture
39 8.2 Memory Interface Circuit Address decoder Circuit diagram of the 74F39 decoder 6 37 微處理機原理與應用 Lecture Memory Interface Circuit Address decoder Address decoder circuit using 74F 微處理機原理與應用 Lecture
40 8.2 Memory Interface Circuit Address decoder Block diagram and operation of the 74F38 decoder 6 37 微處理機原理與應用 Lecture Memory Interface Circuit Address decoder Circuit diagram of the 74F38 decoder 6 37 微處理機原理與應用 Lecture 8-8 4
41 8.2 Memory Interface Circuit Address decoder Address decoder circuit using 74F 微處理機原理與應用 Lecture Programmable Logic Arrays Programmable logic array, PLA, are generalpurpose logic devices that have the ability to perform a wide variety of specialized logic functions. A PLA contains a general-purpose AND-OR-NOT array of logic gate circuits. The process used to connect or disconnect inputs of the AND gate array is known as programming, which leads to the name programmable logic array 微處理機原理與應用 Lecture
42 8.3 Programmable Logic Arrays Major types of programmable logic architecture Simple Programmable Logic Devices (SPLDs) PAL, GAL, PLA, EPLD Complex Programmable Logic Devices (CPLDs) EPLD, PEEL, EEPLD, MAX Field Programmable Gate Arrays (FPGAs) LCA, pasic, FLEX, APEX, ACT, ORCA, Virtex,pASIC Field Programmable InterConnect (FPICs) 6 37 微處理機原理與應用 Lecture Programmable Logic Arrays PLAs, GALs, and EPLDs Early PLA devices were all manufactured with the bipolar semiconductor process. Bipolar devices are programmed with an interconnect pattern by burning out fuse links within the device. PLAs made with bipolar technology are characterized by slower operating speeds and higher power consumption. Two kinds of newer PLA, manufactured with the CMOS process, are in wide use today: the GAL and EPLD 微處理機原理與應用 Lecture
43 8.3 Programmable Logic Arrays Block diagram of a PLA The logic levels applied at inputs I through I 5 and the programming of the AND array determine what logic levels are produced at outputs F through F 5. The capacity of a PLA is measured by three properties: the number of inputs, the number of outputs, and the number of product terms (P-terms) Block diagram of a PLA 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-85 林達德 8.3 Programmable Logic Arrays Architecture of a PLA 6 37 微處理機原理與應用 Lecture
44 8.3 Programmable Logic Arrays Architecture of a PLA (a) Typical PLA architecture. (b) PLA with output latch 國立台灣大學生物機電系 6 37 微處理機原理與應用 Lecture 8-87 林達德 8.3 Programmable Logic Arrays Standard PAL TM device A PAL, programmable array logic, is a PLA in which the OR array is fixed; only the AND array is programmable. The 6L8 is a widely used PAL IC. It is housed in a 2-pin package. It has dedicated input, 2 dedicated outputs, and 6 programmable I/O lines. The 6L8 is manufactured with bipolar technology. It operates from a +5V±% dc power supply and draw a maximum of 8mA. The 2L8 has 2 inputs, 8 outputs and 64 P-terms. The 2R8 is the register output version of 2L 微處理機原理與應用 Lecture
45 8.3 Programmable Logic Arrays Standard PAL TM device 6L8 circuit diagram and pin layout 6 37 微處理機原理與應用 Lecture Programmable Logic Arrays Standard PAL TM device 2L8 circuit diagram and pin layout 6 37 微處理機原理與應用 Lecture
46 8.3 Programmable Logic Arrays Standard PAL TM device 6R8 circuit diagram and pin layout 6 37 微處理機原理與應用 Lecture Programmable Logic Arrays Standard PAL TM device 2R8 circuit diagram and pin layout 6 37 微處理機原理與應用 Lecture
47 8.3 Programmable Logic Arrays Expanding PLA capacity Expanding output word length Expanding input word length 6 37 微處理機原理與應用 Lecture Types of Input/Output Isolated input/output When using isolated I/O in a microcomputer system, the I/O device are treated separate from memory. The memory address space contains M consecutive byte address in the range 6 through FFFFF 6 ; and that the I/O address space contains 64K consecutive byte addresses in the range 6 through FFFF 6. All input and output data transfers must take place between the AL or AX register and I/O port 微處理機原理與應用 Lecture
48 8.4 Types of Input/Output Isolated input/output 888/886 memory and I/O address spaces 6 37 微處理機原理與應用 Lecture Types of Input/Output Memory-mapped input/output In the case of memory-mapped I/O, MPU looks at the I/O port as though it is a storage location in memory. Some of the memory address space is dedicated to I/O ports. Instructions that affect data in memory are used instead of the special I/O instructions. The memory instructions tend to execute slower than those specifically designed for isolated I/O 微處理機原理與應用 Lecture
49 8.4 Types of Input/Output Memory-mapped input/output 6 37 微處理機原理與應用 Lecture 8-97 Isolated I/O ports 8.4 Types of Input/Output Memory-mapped input/output 6 37 微處理機原理與應用 Lecture 8-98 Memory mapped I/O ports 49
50 8.5 Isolated Input/Output Interface I/O devices: Keyboard Printer Mouse 82C55A, etc. Functions of interface circuit: Select the I/O port Latch output data Sample input data Synchronize data transfer Translate between TTL voltage levels and those required to operate the I/O devices 微處理機原理與應用 Lecture Isolated Input/Output Interface Minimum-mode interface Minimum-mode 888 system I/O interface 6 37 微處理機原理與應用 Lecture 8-5
51 8.5 Isolated Input/Output Interface Minimum-mode interface Minimum-mode 886 system I/O interface 6 37 微處理機原理與應用 Lecture Isolated Input/Output Interface Maximum-mode interface Maximum-mode 888 system I/O interface 6 37 微處理機原理與應用 Lecture 8-2 5
52 8.5 Isolated Input/Output Interface Maximum-mode interface Maximum-mode 886 system I/O interface 6 37 微處理機原理與應用 Lecture Isolated Input/Output Interface Maximum-mode interface Status Inputs CPU Cycle 8288 Command S 2 S S Interrupt Acknowledge INTA Read I/O Port IORC Write I/O Port IOWC, AIOWC Halt None Instruction Fetch MRDC Read Memory MRDC Write Memory MWTC, AMWC Passive None I/O bus cycle status codes 6 37 微處理機原理與應用 Lecture
53 8.6 Input/Output Data Transfers Input/output data transfers in the 888 and 886 microcomputers can be either byte-wide or word-wide. I/O addresses are 6 bits in length and are output by the 888 to the I/O interface over bus lines AD through AD 7 and A 8 through A 5. In 888, the word transfers is performed as two consecutive byte-wide data transfer and takes two bus cycle. In 886, the word transfers can takes either one or two bus cycle. Word-wide I/O ports should be aligned at evenaddress boundaries 微處理機原理與應用 Lecture Input/Output Instructions Mnemonic IN Meaning Input direct Format IN Acc, Port Operation (Acc) (Port) Acc = AL or AX Input indirect (variable) IN Acc, DX (Acc) ((DX)) OUT Output direct OUT Port, Acc (Port) (Acc) Output indirect (variable) OUT DX, Acc ((DX)) (Acc) 6 37 微處理機原理與應用 Lecture
54 8.7 Input/Output Instructions EXAMPLE Write a sequence of instructions that will output the data FF 6 to a byte-wide output port at address AB 6 of the I/O address space. Solution: First, the AL register is loaded with FF 6 as an immediate operand in the instruction MOV AL, FFH Now the data in AL can be output to the byte-wide output port with the instruction OUT ABH, AL 6 37 微處理機原理與應用 Lecture Input/Output Instructions EXAMPLE Write a series of instructions that will output FF 6 to an output port located at address B 6 of the I/O address space. Solution: The DX register must first be loaded with the address of the output port. This is done with the instruction MOV DX, BH Next, the data that are to be output must be loaded into AL with the instruction MOV AL, FFH Finally, the data are output with the instruction OUT DX, AL 6 37 微處理機原理與應用 Lecture
55 8.7 Input/Output Instructions EXAMPLE Data are to be read in from two byte-wide input ports at addresses AA 6 and A9 6 and then output as a word-wide output port at address B 6. Write a sequence of instructions to perform this input/output operation. Solution: First read in the byte at address AA 6 into AL and move it into AH. IN AL, AAH MOV AH, AL Now the other byte can be read into AL by the instruction IN AL, 9AH And to write out the word of data MOV DX, BH OUT DX, AX 6 37 微處理機原理與應用 Lecture Input/Output Bus Cycle Input bus cycle of the 微處理機原理與應用 Lecture 8-55
56 8.8 Input/Output Bus Cycle Output bus cycle of the 微處理機原理與應用 Lecture Input/Output Bus Cycle Input bus cycle of the 微處理機原理與應用 Lecture
57 8.8 Input/Output Bus Cycle Output bus cycle of the 微處理機原理與應用 Lecture
Microsoft PowerPoint - C15_LECTURE_NOTE_08.ppt
The 888 and 886 Microprocessors and Their Memory and Input/output Interfaces TE 888 AND 886 MICROPROCESSORS AND TEIR MEMORY AND INPUT/OUTPUT INTERFACES 8. The 888 and 886 Microprocessors 8.2 Minimum-Mode
More informationMicrosoft PowerPoint - C15_LECTURE_NOTE_09
MEMORY DEVICES, CIRCUITS, AND SUBSYSTEM DESIGN MEMORY DEVICES, CIRCUITS, AND SUBSYSTEM DESIGN 9.1 Program and Data Storage 9.2 Read-Only Memory 9.3 Random Access Read/Write Memories 9.4 Parity, the Parity
More informationMicrosoft PowerPoint - STU_EC_Ch08.ppt
樹德科技大學資訊工程系 Chapter 8: Counters Shi-Huang Chen Fall 2010 1 Outline Asynchronous Counter Operation Synchronous Counter Operation Up/Down Synchronous Counters Design of Synchronous Counters Cascaded Counters
More informationMicrosoft PowerPoint - C15_LECTURE_NOTE_11
INTERRUPT INTERFACE OF THE 8088 AND 8086 MICROPROCESSOR INTERRUPT INTERFACE OF THE 8088 AND 8086 MICROPROCESSOR 11.1 Interrupt Mechanism, Types and Priority 11.2 Interrupt Vector Table 11.3 Interrupt Instructions
More informationEdge-Triggered Rising Edge-Triggered ( Falling Edge-Triggered ( Unit 11 Latches and Flip-Flops 3 Timing for D Flip-Flop (Falling-Edge Trigger) Unit 11
Latches and Flip-Flops 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop 11.6 J-K Flip-Flop 11.7 T Flip-Flop 11.8 Flip-Flops with additional Inputs
More informationBC04 Module_antenna__ doc
http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 1 of 10 http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 2 of 10 http://www.infobluetooth.com TEL:+86-23-68798999
More informationCube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family
small, speedy, safe Eextremely modular Up to 64 modules per bus de Quick reaction time: up to 20 µs A new Member of the Cube Family Murrelektronik s modular I/O system expands the field-tested Cube family
More information2/80 2
2/80 2 3/80 3 DSP2400 is a high performance Digital Signal Processor (DSP) designed and developed by author s laboratory. It is designed for multimedia and wireless application. To develop application
More informationPin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin.
Features Wide 3.6V to 32V Input Voltage Range Output Adjustable from 0.8V to 30V Maximum Duty Cycle 100% Minimum Drop Out 0.6V Fixed 300KHz Switching Frequency 12A Constant Output Current Capability Internal
More informationMicrosoft PowerPoint - C15_LECTURE_NOTE_10.ppt
INPUT/OUTPUT INTERFACE CIRCUITS AND LSI PERIPHERAL DEVICE INPUT/OUTPUT INTERFACE CIRCUITS AND LSI PERIPHERAL DEVICE. Core and Special-Purpose I/O s.2 Byte-Wide Output Ports Using Isolated I/O.3 Byte-Wide
More informationSystem Design and Setup of a Robot to Pass over Steps Abstract In the research, one special type of robots that can pass over steps is designed and se
8051 8051 System Design and Setup of a Robot to Pass over Steps Abstract In the research, one special type of robots that can pass over steps is designed and setup. This type of robot uses two kinds of
More informationuntitled
EDM12864-GR 1 24 1. ----------------------------------------------------3 2. ----------------------------------------------------3 3. ----------------------------------------------------3 4. -------------------------------------------------------6
More informationMicrosoft PowerPoint - C15_LECTURE_NOTE_04.ppt
MACHINE LANGUAGE CODING AND THE DEBUG SOFTWARE DEVELOPMENT PROGRAM OF THE PC General instruction format for machine code 611 37100 微處理機原理與應用 Lecture 04-4 MACHINE LANGUAGE CODING AND THE DEBUG SOFTWARE
More informationiml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi
iml88-0v C / 8W T Tube EVM - pplication Notes iml88 0V C 8W T Tube EVM pplication Notes Table of Content. IC Description.... Features.... Package and Pin Diagrams.... pplication Circuit.... PCB Layout
More informationMicrosoft Word - PZ series.doc
叠 层 片 式 铁 氧 体 磁 珠 P 系 列 Multilayer Chip Ferrite Bead P Series Operating Temp. : -4 ~ +8 特 征 FEATUES 内 部 印 有 银 电 极 的 叠 层 结 构, 铁 氧 体 屏 蔽 无 串 扰 Internal silver printed layers and magnetic shielded structures
More informationMicrosoft PowerPoint - C15_LECTURE_NOTE_04.ppt
MACHINE LANGUAGE CODING AND THE DEBUG SOFTWARE DEVELOPMENT PROGRAM OF THE PC MACHINE LANGUAGE CODING AND THE DEBUG SOFTWARE DEVELOPMENT PROGRAM OF THE PC 4.1 Converting Assembly Language Instructions to
More information穨control.PDF
TCP congestion control yhmiu Outline Congestion control algorithms Purpose of RFC2581 Purpose of RFC2582 TCP SS-DR 1998 TCP Extensions RFC1072 1988 SACK RFC2018 1996 FACK 1996 Rate-Halving 1997 OldTahoe
More information9 什 么 是 竞 争 与 冒 险 现 象? 怎 样 判 断? 如 何 消 除?( 汉 王 笔 试 ) 在 组 合 逻 辑 中, 由 于 门 的 输 入 信 号 通 路 中 经 过 了 不 同 的 延 时, 导 致 到 达 该 门 的 时 间 不 一 致 叫 竞 争 产 生 毛 刺 叫 冒 险 如
FPGA 工 程 师 面 试 试 题 一 1 同 步 电 路 和 异 步 电 路 的 区 别 是 什 么?( 仕 兰 微 电 子 ) 2 什 么 是 同 步 逻 辑 和 异 步 逻 辑?( 汉 王 笔 试 ) 同 步 逻 辑 是 时 钟 之 间 有 固 定 的 因 果 关 系 异 步 逻 辑 是 各 时 钟 之 间 没 有 固 定 的 因 果 关 系 3 什 么 是 " 线 与 " 逻 辑, 要 实
More informationAN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING
AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING 前言 - Andrew Payne 目录 1 2 Firefly Basics 3 COMPONENT TOOLBOX 目录 4 RESOURCES 致谢
More information1 VLBI VLBI 2 32 MHz 2 Gbps X J VLBI [3] CDAS IVS [4,5] CDAS MHz, 16 MHz, 8 MHz, 4 MHz, 2 MHz [6] CDAS VLBI CDAS 2 CDAS CDAS 5 2
32 1 Vol. 32, No. 1 2014 2 PROGRESS IN ASTRONOMY Feb., 2014 doi: 10.3969/j.issn.1000-8349.2014.01.07 VLBI 1,2 1,2 (1. 200030 2. 200030) VLBI (Digital Baseband Convertor DBBC) CDAS (Chinese VLBI Data Acquisition
More informationMicrosoft Word - P SDV series.DOC
片式压敏电阻器 SDV 系列 Chip SDV Series Operating Temp. : -55 ~ +125 特征 SMD 结构适合高密度安装 优异的限压比, 响应时间短 (
More information邏輯分析儀的概念與原理-展示版
PC Base Standalone LA-100 Q&A - - - - - - - SCOPE - - LA - - ( Embedded ) ( Skew ) - Data In External CLK Internal CLK Display Buffer ASIC CPU Memory Trigger Level - - Clock BUS Timing State - ( Timing
More informationEmbargoed until May 4, 2004 EXPRESS 40 NI HQ 3000 1000 5000 ~ 500 10% / 500 85% NI LabVIEW 7 Express Express EXPRESS : #1 GPS Navigation PC/WWW/Email CD+RW Mobile Phone PDA DVD+RW Satellite Car Alarm/Radio
More informationMicrosoft Word - AP1515V02
Document No. Rev.: V0.20 Page: 1 of 9 Revision History Rev. DRN # History Initiator Effective Date V01 V02 Initial document 黃宗文 Add second package description 葉宗榮 2014/05/15 2015/09/08 Initiator: 雷晨妤 (DCC)
More informationTel:010-62981668-2930 1
Access 93C46 with SPI function V1.0.0 Jan. 31, 2005 http://www.sunplusmcu.com Tel:010-62981668-2930 http://www.sunplusmcu.com E-mail:mcu@sunplus.com.cn 1 0 0...2 1...3 2...4 2.1...4 2.2...5 3...6 3.1 AT93C46...6
More informationBus Hound 5
Bus Hound 5.0 ( 1.0) 21IC 2007 7 BusHound perisoft PC hound Bus Hound 6.0 5.0 5.0 Bus Hound, IDE SCSI USB 1394 DVD Windows9X,WindowsMe,NT4.0,2000,2003,XP XP IRP Html ZIP SCSI sense USB Bus Hound 1 Bus
More informationr_09hr_practical_guide_kor.pdf
PRACTICAL GUIDE TO THE EDIROL R-09HR 3 4 PRACTICAL GUIDE TO THE EDIROL R-09HR 5 Situation 1 6 1 2 3 PRACTICAL GUIDE TO THE EDIROL R-09HR WAV MP3 WAV 24 bit/96 khz WAV 16 bit/44.1 khz MP3 128 kbps/44.1
More informationuntitled
USING THE DESIGN ASSISTANT PanDeng 2004 05 Quartus help/search Design Assistant TMG6480 Design Assistant warning 1. Combinational logic used as clock signal should be implemented according to Altera standard
More informationMicrosoft PowerPoint - Aqua-Sim.pptx
Peng Xie, Zhong Zhou, Zheng Peng, Hai Yan, Tiansi Hu, Jun-Hong Cui, Zhijie Shi, Yunsi Fei, Shengli Zhou Underwater Sensor Network Lab 1 Outline Motivations System Overview Aqua-Sim Components Experimental
More informationT stg -40 to 125 C V cc 3.8V V dc RH 0 to 100 %RH T a -40 to +125 C -0.3 to 3.6V V -0.3 to VDD+0.3 V -10 to +10 ma = 25 = 3V) VDD
1/16 T stg -40 to 125 C V cc 3.8V V dc RH 0 to 100 %RH T a -40 to +125 C -0.3 to 3.6V V -0.3 to VDD+0.3 V -10 to +10 ma (@T = 25 C, @Vdd = 3V) VDD 1.8 3.0 3.6 V (1) 0.08 0.3 µa Idd 300 450 500 µa 0.25
More informationOutline Speech Signals Processing Dual-Tone Multifrequency Signal Detection 云南大学滇池学院课程 : 数字信号处理 Applications of Digital Signal Processing 2
CHAPTER 10 Applications of Digital Signal Processing Wang Weilian wlwang@ynu.edu.cn School of Information Science and Technology Yunnan University Outline Speech Signals Processing Dual-Tone Multifrequency
More information热设计网
例 例 Agenda Popular Simulation software in PC industry * CFD software -- Flotherm * Advantage of Flotherm Flotherm apply to Cooler design * How to build up the model * Optimal parameter in cooler design
More information投影片 1
2 理 1 2-1 CPU 2-2 CPU 理 2-3 CPU 類 2 什 CPU CPU Central Processing Unit ( 理 ), 理 (Processor), CPU 料 ( 例 ) 邏 ( 例 ),, 若 了 CPU, 3 什 CPU CPU 了, 行, 利 CPU 力 來 行 4 什 CPU 5 2-2-1 CPU CPU 了 (CU, Control Unit) / 邏
More informationRAID RAID 0 RAID 1 RAID 5 RAID * ( -1)* ( /2)* No Yes Yes Yes A. B. BIOS SATA C. RAID BIOS RAID ( ) D. SATA RAID/AHCI ( ) SATA M.2 SSD ( )
RAID RAID 0 RAID 1 RAID 5 RAID 10 2 2 3 4 * (-1)* (/2)* No Yes Yes Yes A. B. BIOS SATA C. RAID BIOS RAID ( ) D. SATA RAID/AHCI ( ) SATA M.2 SSD ( ) ( ) ( ) Windows USB 1 SATA A. SATASATAIntel SATA (SATA3
More informationTable of Contents A. Product Outline.. 3 B. Features.. 4 C. Block Diagram... 5 D. Pin Assignments. 6 E. Physical Specifications... 7 F. DC Characteris
Micro SD Card TM Product Specification Version 1.0 Information in this document is provided in connection with TwinMOS products. No license, express or implied, by estoppels or otherwise, to any intellectual
More informationMicrosoft PowerPoint - CA_02 Chapter5 Part-I_Single _V2.ppt
Chapter5- The Processor: Datapath and Control (Single-cycle implementation) 臺大電機系吳安宇教授 V. 3/27/27 V2. 3/29/27 For 27 DSD Course 臺大電機吳安宇教授 - 計算機結構 Outline 5. Introduction 5.2 Logic Design Conventions 5.3
More informationMicrosoft Word - HC20138_2010.doc
Page: 1 of 7 Date: April 26, 2010 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:
More information1 CPU
2000 Tel 82316285 82317634 Mail liuxd@buaa.edu.cn 1 CPU 2 CPU 7 72 A B 85 15 3 1/2 M301 2~17 : 3/4 1/2 323 IBM PC 1. 2. 3. 1. 2. 3. 1.1 Hardware Software 1.2 M3 M2 M1 1.2 M3 M1 M2 M2 M1 M1 M1 1.2 M3 M1
More informationEMI LOOPS FILTERING EMI ferrite noise suppressors
(HighSpeedBoardDesign) (HIGHSPEEDBOARDDESIGN) 1 1 3 1.1 3 1.1.1 3 1.1.2 vs 4 1.1.3 5 1.1.4 8 1.2 9 1.2.1 9 1.2.2 vs 1 1.3 1 1.3.1 11 1.3.1.1 11 1.3.1.2 12 1.3.1.3 12 1.3.1.4 12 1.3.1.5 12 2. 2.1 14 2.1.1
More information!!
!! Noise Suppression by EMIFILr Application Guide Application Manual Cat.No.C35C !! 1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 10 YYYYYYYYYYYYYYYYYYYYYY........................ YYYYYYYYYYYYYYYYYYYY........................
More informationMicrosoft PowerPoint - ATF2015.ppt [相容模式]
Improving the Video Totalized Method of Stopwatch Calibration Samuel C.K. Ko, Aaron Y.K. Yan and Henry C.K. Ma The Government of Hong Kong Special Administrative Region (SCL) 31 Oct 2015 1 Contents Introduction
More informationMicrosoft Word - LR1122B-B.doc
UNISONIC TECHNOLOGIES CO., LTD LOW NOISE ma LDO REGULATOR DESCRIPTION The UTC is a typical LDO (linear regulator) with the features of High output voltage accuracy, low supply current, low ON-resistance,
More informationiml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin
iml8683-220v C / 0W EVM - pplication Notes iml8683 220V C 0W EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication Circuit... 3 5. PCB
More informationiml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur
iml8683-220v C / 4W Down-Light EVM - pplication Notes iml8683 220V C 4W Down Light EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication
More informationHC50246_2009
Page: 1 of 7 Date: June 2, 2009 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:
More informationK7VT2_QIG_v3
............ 1 2 3 4 5 [R] : Enter Raid setup utility 6 Press[A]keytocreateRAID RAID Type: JBOD RAID 0 RAID 1: 2 7 RAID 0 Auto Create Manual Create: 2 RAID 0 Block Size: 16K 32K
More information<4D6963726F736F667420506F776572506F696E74202D20B5DAD2BBD5C228B4F2D3A1B0E6292E707074205BBCE6C8DDC4A3CABD5D>
Homeworks ( 第 三 版 ):.4 (,, 3).5 (, 3).6. (, 3, 5). (, 4).4.6.7 (,3).9 (, 3, 5) Chapter. Number systems and codes 第 一 章. 数 制 与 编 码 . Overview 概 述 Information is of digital forms in a digital system, and
More informationHC20131_2010
Page: 1 of 8 Date: April 14, 2010 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:
More informationARM Cortex-M3 (STM32F) STMicroelectronics ( ST) STM32F103 Core: ARM 32-bit Cortex -M3 CPU 72 MHz, 90 DMIPS with 1.25 DMIPS/MHz Single-cycle multiplica
CP Chip Power ARM Cortex-M3 (STM32F) ARM Cortex-M3 (STM32F) STMicroelectronics ( ST) STM32F103 Core: ARM 32-bit Cortex -M3 CPU 72 MHz, 90 DMIPS with 1.25 DMIPS/MHz Single-cycle multiplication and hardware
More informationVASP应用运行优化
1 VASP wszhang@ustc.edu.cn April 8, 2018 Contents 1 2 2 2 3 2 4 2 4.1........................................................ 2 4.2..................................................... 3 5 4 5.1..........................................................
More information1.ai
HDMI camera ARTRAY CO,. LTD Introduction Thank you for purchasing the ARTCAM HDMI camera series. This manual shows the direction how to use the viewer software. Please refer other instructions or contact
More informationK301Q-D VRT中英文说明书141009
THE INSTALLING INSTRUCTION FOR CONCEALED TANK Important instuction:.. Please confirm the structure and shape before installing the toilet bowl. Meanwhile measure the exact size H between outfall and infall
More informationMicrosoft PowerPoint - C15_LECTURE_NOTE_05.ppt
8088/8086 MICROPROCSOR PROGRAMMING INTEGER INSTRUCTIONS AND COMPUTATIONS The MOVE The move (MOV) instruction is used to transfer a byte or a word of data from a source operand to a destination operand
More informationMicrosoft PowerPoint - C15_LECTURE_NOTE_05.ppt
8088/8086 MICROPROCESSOR PROGRAMMING INTEGER INSTRUCTIONS AND COMPUTATIONS 8088/8086 MICROPROCESSOR PROGRAMMING INTEGER INSTRUCTIONS AND COMPUTATIONS 5.1 Data-Transfer Instructions 5.2 Arithmetic Instructions
More informationGuide to Install SATA Hard Disks
SATA RAID 1. SATA. 2 1.1 SATA. 2 1.2 SATA 2 2. RAID (RAID 0 / RAID 1 / JBOD).. 4 2.1 RAID. 4 2.2 RAID 5 2.3 RAID 0 6 2.4 RAID 1.. 10 2.5 JBOD.. 16 3. Windows 2000 / Windows XP 20 1. SATA 1.1 SATA Serial
More informationWTO
10384 200015128 UDC Exploration on Design of CIB s Human Resources System in the New Stage (MBA) 2004 2004 2 3 2004 3 2 0 0 4 2 WTO Abstract Abstract With the rapid development of the high and new technique
More information10384 199928010 UDC 2002 4 2002 6 2002 2002 4 DICOM DICOM 1. 2. 3. Canny 4. 5. DICOM DICOM DICOM DICOM I Abstract Eyes are very important to our lives. Biologic parameters of anterior segment are criterions
More information2015年4月11日雅思阅读预测机经(新东方版)
剑 桥 雅 思 10 第 一 时 间 解 析 阅 读 部 分 1 剑 桥 雅 思 10 整 体 内 容 统 计 2 剑 桥 雅 思 10 话 题 类 型 从 以 上 统 计 可 以 看 出, 雅 思 阅 读 的 考 试 话 题 一 直 广 泛 多 样 而 题 型 则 稳 中 有 变 以 剑 桥 10 的 test 4 为 例 出 现 的 三 篇 文 章 分 别 是 自 然 类, 心 理 研 究 类,
More informationaudiogram3 Owners Manual
USB AUDIO INTERFACE ZH 2 AUDIOGRAM 3 ( ) * Yamaha USB Yamaha USB ( ) ( ) USB Yamaha (5)-10 1/2 AUDIOGRAM 3 3 MIC / INST (XLR ) (IEC60268 ): 1 2 (+) 3 (-) 2 1 3 Yamaha USB Yamaha Yamaha Steinberg Media
More information52C-14266-5
逻 辑 分 析 仪 基 础 知 识 入 门 手 册 www.tektronix.com.cn/logic_analyzers 15 入 门 手 册 目 录 引 言 3-4 起 源 3 数 字 示 波 器 3 逻 辑 分 析 仪 4 逻 辑 分 析 仪 操 作 5-13 连 接 被 测 系 统 5 探 头 5 设 置 逻 辑 分 析 仪 7 设 置 时 钟 模 式 7 设 置 触 发 7 采 集 状
More informationP3B-F Pentium III/II/Celeron TM
P3B-F Pentium III/II/Celeron TM 1999 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 13 R PS2 KBMS USB COM1 COM2 JTPWR ATXPWR PWR_FAN CPU_FAN Row 0 1 2 3 4 5 6 7 DSW JP20
More informationUSB解决方案.ppt
USB USB? RS232 USB USB HID U modem ADSL cable modem IrDA Silabs USB CP210x USB UART USB RS-232 USB MCU 15 USB 12 FLASH MCU 3 USB MCU USB MCU C8051F32x 10 ADC 1.5%, Vref CPU 25MIPS 8051 16KB Flash -AMUX
More information學校發展計劃(二零零六至二零零七年)
般 咸 道 官 立 小 學 2015-16 年 度 學 校 關 注 事 項 與 各 科 組 項 目 配 合 般 咸 種 子 自 學 勤 教 研 砥 礪 效 益 增 家 校 同 心 齊 奮 發 善 用 科 技 創 新 猷 學 校 發 展 計 劃 ( 二 零 一 五 二 零 一 六 年 ) 關 注 事 項 預 期 成 果 / 目 標 策 略 ( 科 目 ) 評 估 機 制 表 現 指 標 / 成 功 準
More informationMicrosoft PowerPoint - Ch5 The Bipolar Junction Transistor
O2005: Electronics The Bipolar Junction Transistor (BJT) 張大中 中央大學通訊工程系 dcchang@ce.ncu.edu.tw 中央大學通訊系張大中 Electronics, Neamen 3th Ed. 1 Bipolar Transistor Structures N P 17 10 N D 19 10 N D 15 10 中央大學通訊系張大中
More information4. 每 组 学 生 将 写 有 习 语 和 含 义 的 两 组 卡 片 分 别 洗 牌, 将 顺 序 打 乱, 然 后 将 两 组 卡 片 反 面 朝 上 置 于 课 桌 上 5. 学 生 依 次 从 两 组 卡 片 中 各 抽 取 一 张, 展 示 给 小 组 成 员, 并 大 声 朗 读 卡
Tips of the Week 课 堂 上 的 英 语 习 语 教 学 ( 二 ) 2015-04-19 吴 倩 MarriottCHEI 大 家 好! 欢 迎 来 到 Tips of the Week! 这 周 我 想 和 老 师 们 分 享 另 外 两 个 课 堂 上 可 以 开 展 的 英 语 习 语 教 学 活 动 其 中 一 个 活 动 是 一 个 充 满 趣 味 的 游 戏, 另 外
More information學校發展計劃(二零零六至二零零七年)
般 咸 道 官 立 小 學 2014-15 年 度 學 校 關 注 事 項 與 各 科 組 項 目 配 合 般 咸 種 子 自 學 勤 教 研 砥 礪 效 益 增 家 校 同 心 齊 奮 發 善 用 科 技 創 新 猷 學 校 發 展 計 劃 ( 二 零 一 四 二 零 一 五 年 ) 關 注 事 項 預 期 成 果 / 目 標 策 略 ( 科 目 ) 評 估 機 制 表 現 指 標 / 成 功 準
More information1 TPIS TPIS 2 2
1 1 TPIS TPIS 2 2 1. 2. 3. 4. 3 3 4 5 4 TPIS TPIS 6 5 350 Mark Coil F3/F6 350 M 150 M 25 M 7.12M 8 M F3 F6 F4 F7 F8 8M AA 7 350 28V 5V IC HCPL2731 0.5mA 6 8 (TPIS) TPIS 9 7 IC AT89C2051 AT89C2051 CMOS8
More informationPowerPoint Presentation
ITM omputer and ommunication Technologies Lecture #4 Part I: Introduction to omputer Technologies Logic ircuit Design & Simplification ITM 計算機與通訊技術 2 23 香港中文大學電子工程學系 Logic function implementation Logic
More informationOSI OSI 15% 20% OSI OSI ISO International Standard Organization 1984 OSI Open-data System Interface Reference Model OSI OSI OSI OSI ISO Prototype Prot
OSI OSI OSI 15% 20% OSI OSI ISO International Standard Organization 1984 OSI Open-data System Interface Reference Model OSI OSI OSI OSI ISO Prototype Protocol OSI OSI OSI OSI OSI O S I 2-1 Application
More informationSHIMPO_表1-表4
For servo motor ABLEREDUCER L Series Features Coaxial shaft series L series Helical gears contribute to reduce vibration and noise. Standard backlash is 5 arc-min, ideal for precision control. High rigidity
More informationMicrosoft PowerPoint - STU_EC_Ch04.ppt
樹德科技大學資訊工程系 Chapter 4: Boolean Algebra and Logic Simplification Shi-Huang Chen Fall 200 Outline Boolean Operations and Expressions Laws and Rules of Boolean Algebra DeMorgan's Theorems Boolean Analysis
More information1.1 ML_ONOFF = 1 Q 3 Q 8 C 0.3V M 2 L 1 ML_ONOFF = 0 Q 3 Q 8 C 1. + R31 VCC R21 10K ML_ONOFF R15 0:off 1:on 1K Green Light VCC=5V L1 Q VDD=12V C
AUTOMATIC TROLLEY H K Hwang K K Chen J-S Lin S-C Wang M-L Li C-C Lin W-B Lin Dept. Of Electrical Engineering Far East College ABSTRACT This paper proposes an automatic trolley which can move automatically
More informationIP TCP/IP PC OS µclinux MPEG4 Blackfin DSP MPEG4 IP UDP Winsock I/O DirectShow Filter DirectShow MPEG4 µclinux TCP/IP IP COM, DirectShow I
2004 5 IP TCP/IP PC OS µclinux MPEG4 Blackfin DSP MPEG4 IP UDP Winsock I/O DirectShow Filter DirectShow MPEG4 µclinux TCP/IP IP COM, DirectShow I Abstract The techniques of digital video processing, transferring
More information(Load Project) (Save Project) (OffLine Mode) (Help) Intel Hex Motor
1 4.1.1.1 (Load) 14 1.1 1 4.1.1.2 (Save) 14 1.1.1 1 4.1.2 (Buffer) 16 1.1.2 1 4.1.3 (Device) 16 1.1.3 1 4.1.3.1 (Select Device) 16 2 4.1.3.2 (Device Info) 16 2.1 2 4.1.3.3 (Adapter) 17 2.1.1 CD-ROM 2 4.1.4
More information高中英文科教師甄試心得
高 中 英 文 科 教 師 甄 試 心 得 英 語 學 系 碩 士 班 林 俊 呈 高 雄 市 立 高 雄 高 級 中 學 今 年 第 一 次 參 加 教 師 甄 試, 能 夠 在 尚 未 服 兵 役 前 便 考 上 高 雄 市 立 高 雄 高 級 中 學 專 任 教 師, 自 己 覺 得 很 意 外, 也 很 幸 運 考 上 後 不 久 在 與 雄 中 校 長 的 會 談 中, 校 長 的 一 句
More information2008 Nankai Business Review 61
150 5 * 71272026 60 2008 Nankai Business Review 61 / 62 Nankai Business Review 63 64 Nankai Business Review 65 66 Nankai Business Review 67 68 Nankai Business Review 69 Mechanism of Luxury Brands Formation
More information逢甲大學
Behavior Model DES PCI DES PCI DES DES(Data Encryption Standard) IBM DES DES DES DES DES DES / DES DES P. - (Round) / - k,k,,k k,k,,k P. - (Initial Permutation) L R R k f L (XOR) R R L Ri = Li- XOR f(ri-,ki)
More informationICD ICD ICD ICD ICD
MPLAB ICD2 MPLAB ICD2 PIC MPLAB-IDE V6.0 ICD2 usb PC RS232 MPLAB IDE PC PC 2.0 5.5V LED EEDATA MPLAB ICD2 Microchip MPLAB-IDE v6.0 Windows 95/98 Windows NT Windows 2000 www.elc-mcu.com 1 ICD2...4 1.1 ICD2...4
More information1 1
1 1 2 Idea Architecture Design IC Fabrication Wafer (hundreds of dies) Sawing & Packaging Block diagram Final chips Circuit & Layout Design Testing Layout Bad chips Good chips customers 3 2 4 IC Fabless
More informationSHIMPO_表1-表4
For servo motor ABLEREDUCER SSeries Coaxial shaft series Features S series Standard backlash is 3 arc-min, ideal for precision control. High rigidity & high torque were achived by uncaged needle roller
More information國家圖書館典藏電子全文
i ii Abstract The most important task in human resource management is to encourage and help employees to develop their potential so that they can fully contribute to the organization s goals. The main
More informationVHDL(Statements) (Sequential Statement) (Concurrent Statement) VHDL (Architecture)VHDL (PROCESS)(Sub-program) 2
VHDL (Statements) VHDL(Statements) (Sequential Statement) (Concurrent Statement) VHDL (Architecture)VHDL (PROCESS)(Sub-program) 2 (Assignment Statement) (Signal Assignment Statement) (Variable Assignment
More informationuntitled
Bussmann 电路保护解决方案 Circuit Protection Solutions General Introduction Bussmann... innovative circuit protection Circuit Overload...Electrical and electronic systems can experience it. And so can people.
More informationIP505SM_manual_cn.doc
IP505SM 1 Introduction 1...4...4...4...5 LAN...5...5...6...6...7 LED...7...7 2...9...9...9 3...11...11...12...12...12...14...18 LAN...19 DHCP...20...21 4 PC...22...22 Windows...22 TCP/IP -...22 TCP/IP
More information68369 (ppp quickstart guide)
Printed in USA 04/02 P/N 68369 rev. B PresencePLUS Pro PC PresencePLUS Pro PresencePLUS Pro CD Pass/Fails page 2 1 1. C-PPCAM 2. PPC.. PPCAMPPCTL 3. DB9D.. STPX.. STP.. 01 Trigger Ready Power 02 03 TRIGGER
More informationGerolor Motors Series Dimensions A,B C T L L G1/2 M8 G1/ A 4 C H4 E
Gerolor Motors Series Size CC-A Flange Options-B Shaft Options-C Ports Features 0 0 12 12 1 1 0 0 2 2 31 31 0 0 SAE A 2 Bolt - (2) 4 Bolt Magneto (4) 4 Bolt Square (H4) 1.0" Keyed (C) 2mm Keyed (A) 1.0'
More information. Land Patterns for Reflow Soldering.Recommended Reflow Soldering Conditions (For Lead Free) TYPE PID0703 PID0704 PID1204 PID1205 PID1207 PID1209 L(mm
.Features: 1.Magnetic Shielded surface mount inductor with high current rating. 2.Low resistance to keep power loss minimum..applications: Excellent for power line DC-DC conversion applications used in
More informationTX-NR3030_BAS_Cs_ indd
TX-NR3030 http://www.onkyo.com/manual/txnr3030/adv/cs.html Cs 1 2 3 Speaker Cable 2 HDMI OUT HDMI IN HDMI OUT HDMI OUT HDMI OUT HDMI OUT 1 DIGITAL OPTICAL OUT AUDIO OUT TV 3 1 5 4 6 1 2 3 3 2 2 4 3 2 5
More information國立中山大學學位論文典藏.PDF
I II III The Study of Factors to the Failure or Success of Applying to Holding International Sport Games Abstract For years, holding international sport games has been Taiwan s goal and we are on the way
More informationPreface This guide is intended to standardize the use of the WeChat brand and ensure the brand's integrity and consistency. The guide applies to all d
WeChat Search Visual Identity Guidelines WEDESIGN 2018. 04 Preface This guide is intended to standardize the use of the WeChat brand and ensure the brand's integrity and consistency. The guide applies
More informationI
The Effect of Guided Discovery on The Learning Achievement and Learning Transfer of Grade 5 Students in Primary Schools I II Abstract The Effect of Guided Discovery on The Learning Achievement And Learning
More informationGerotor Motors Series Dimensions A,B C T L L G1/2 M G1/ A 4 C H4 E
Gerotor Motors Series Size CC-A Flange Options-B Shaft Options-C Ports Features 0 0 5 5 1 0 1 0 3 3 0 0 SAE A 2 Bolt - (2) 4 Bolt Magneto (4) 4 Bolt Square (H4) 1.0" Keyed (C) 25mm Keyed (A) 1.0' 6T Spline
More information逢 甲 大 學
益 老 年 不 易更 例 不 異 列 - I - 錄 錄 流 錄 六 來 錄 - II - 錄 錄 錄 錄 錄 錄 參 料 錄 - III - 料 讀 讀 錄 讀 數 錄 錄 錄 錄 錄 - IV - 錄 錄 行 錄 錄 錄 錄 讀 錄 錄 錄 讀 錄 錄 - V - 了 說 力 兩 了 - 1 - 列 邏 路 列 不 不 FLEX 10K Devices at a Glance Feature
More informationAL-M200 Series
NPD4754-00 TC ( ) Windows 7 1. [Start ( )] [Control Panel ()] [Network and Internet ( )] 2. [Network and Sharing Center ( )] 3. [Change adapter settings ( )] 4. 3 Windows XP 1. [Start ( )] [Control Panel
More information入學考試網上報名指南
入 學 考 試 網 上 報 名 指 南 On-line Application Guide for Admission Examination 16/01/2015 University of Macau Table of Contents Table of Contents... 1 A. 新 申 請 網 上 登 記 帳 戶 /Register for New Account... 2 B. 填
More informationA Study on the Relationships of the Co-construction Contract A Study on the Relationships of the Co-Construction Contract ( ) ABSTRACT Co-constructio in the real estate development, holds the quite
More information(baking powder) 1 ( ) ( ) 1 10g g (two level design, D-optimal) 32 1/2 fraction Two Level Fractional Factorial Design D-Optimal D
( ) 4 1 1 1 145 1 110 1 (baking powder) 1 ( ) ( ) 1 10g 1 1 2.5g 1 1 1 1 60 10 (two level design, D-optimal) 32 1/2 fraction Two Level Fractional Factorial Design D-Optimal Design 1. 60 120 2. 3. 40 10
More information