UDC 厦门大学博硕士论文摘要库

Size: px

Start display at page:

Download "UDC 厦门大学博硕士论文摘要库"

璜容
4 years ago
Views:

1 UDC

3 Hardware Platform for 2D Barcode Reader Techniques Thesis for the degree of Master of Science By Liu Zhenyu (Electronic Engineering Dept., Xiamen University, P.R. China)

4 20 TMS320C6711 VVL VV6500 CMOS Xilinx Spartan XL XCS10XL-4TQ144C Microchip PIC16C54 CMOS FPGA DSP FPGA CMOS FPGA VHDL DSP i

5 Abstract Abstract Since the first barcode was invented over twenty years ago, the barcodes technique has been rapidly developed and widely used. By using 1D barcodes, both the data acquisition and processing speeds have been improved, which do a contribution to the development of scientized and modernized administration. Compared with 1D barcodes, the 2D barcodes technique provides a novel method of information storage and transmitting, specialized by hyper density and mass storage; it has the hyper-strong capability of deencrypting damaged barcodes. Based on the 2D barcode reader technique, we designed and realized a hyper-efficient hardware platform for real time image processing. This system contains a core computing and data processing chip with a TMS320C6711, a image data acquisition sensor with a VV6500 (VVL Company, UK), a image pre-processing and data buffer model with a XCS10XL-4TQ144C (Spartan-XL serials, Xilinx Company) and a central control unit with a single-chip of PIC16C54 (Microchip Company). Main parts in the system are connected by high-speed interface and software-controlled. The results obtained from the real test environment show that this system could work stable with satisfied output specifications. Herein, the whole thesis parted into seven chapters. The first chapter is the introduction chapter, which will give us a bird eye of development of 2D barcode reader technique. The second chapter contains the function requirements for the system, the system block diagram and models design. The model of CMOS image sensor, the model of FPGA data processing and programming and the model of DSP and interface design will be described respectively in Chapter 3, 4 and 5. The built-in image processing software and the results obtained from real test environment will be described in the last chapter-chapter 6, in this chapter, we also discussed the high-speed FPGA system design and the high-speed circuits routing technique. Last but not least, we give a brief conclusion of work for this thesis in Chapter 7. Key word: 2D Barcodes, Image, Sensor, CMOS, FPGA, VHDL, DSP ii

6 ... i Abstract...ii IC MCU FPGA DSP CMOS CCD CMOS VV6500 CMOS VV VV VV VV VV VV VV iii

7 3.3.8 VV VV FPGA EDA VHDL FPGA/CPLD FPGA FPGA FIFO FPGA DSP DSP DSP DSP TMS320C DSP TMS320C TMS320C CSR IER IFR,ISR,ICR DSP EMIF EMIF EMIF BAYER iv

8 6.1.2 C FPGA FIFO FPGA v

9 1.1 EAN UPC ( ) dimensional bar code

10 mm 25mm PDF Code l ASIC ( ) PDF Stacked Bar Code Dot Matrix Bar Code Code 49 PDF 417 Code 16K Code one Data Matrix Maxicode 1 0 2

11 1.3 IC IC (1 ) IC IC 3 5 (2 3 ) IC IC PDF (PVC ) : IC 1.4 CCD (Linear Imager) PDF417, Image Reader PDF417 3

12 Symbol 1.4 :, Code49 Code16K PDF417 Code one, PDF417,,, ATAA(Air Transport Association of America) NASA AIAG(Automotive Industry Action Group) DOD (Department of Defense) Data Matrix Intel Pentium IV CPU Data Matrix PDF417 Code one, Symbol 1991 PDF417 PDF AIM (ANSI) Code one Code16K Code49 Data matrix Maxicode CEN 1997 (CEN) PDF417 (ISO) (IEC) JTC1/SC31 PDF417 Code16K Data matrix Maxicode ISO, GB/T , 4

13 PDF PIC CMOS FPGA FPGA DSP Bayer 5

14 I/O Codeword / RS232 USB LCD 2-1 PDF l

15 40KHz 16bit, 80K 80K bit 30 / CIF 6.1M 6.1M SRAM DRAM PC100 SDRAM 134M/S ROM EPROM EEPROM FLASH ROM FLASH ROM LCD LCD LCD LCD 2bit 4 4bit 16 LCD Active Passly TFT LCD STN LCD / RS232 USB USB M/S Mb/s USB IrDA Bluetooth IrDA 7

16 PDA Bluetooth MPU MCU I/O X DVD WebPad SOC DSP Digital Signal Processor DSP I/O RISC Reduced Instruction Set Computer RISC RISC ARM ARM Hitachi SH MIPS LSI Logic IDT Aldeny Toshiba MIPS Motorola M-Core RISC ARM RISC TI DSP TMS320C54X TMS320C62X/TMS320C67X TMS320C54X 100M 25/20/15/12.5/10ns, 40/50/66/80/100MIPS. TMS320C54X TI TMS320C62X TMS320C67X DSP TMS320C62X 200MHz 1600MIPS TMS320C67X IEEE 167MHZ 1GFLOPS TMS320C6000 8

17 Degree papers are in the Xiamen University Electronic Theses and Dissertations Database. Full texts are available in the following ways: 1. If your library is a CALIS member libraries, please log on and submit requests online, or consult the interlibrary loan department in your library. 2. For users of non-calis member libraries, please mail to etd@xmu.edu.cn for delivery details.

2

10384 -------- 9601008 UDC---------------------- 1999 1999 1999 ------------------------ ------------------------ 1 2 .4...4 7 14.14..18..22..22..24 3 4.27.32.39 1 2 3 4 5 6 7 8 9 10 11 5 12 6 1 2 3 4