查询 ADS8327 供应商 FEATURES 2.7-V to 5.5-V Analog Supply, Low Power: 10.6 mw (+VA = 2.7 V, +VBD = 1.8 V) 500-kHz Sampling Rate Excellent DC Performance ±1

Size: px
Start display at page:

Download "查询 ADS8327 供应商 FEATURES 2.7-V to 5.5-V Analog Supply, Low Power: 10.6 mw (+VA = 2.7 V, +VBD = 1.8 V) 500-kHz Sampling Rate Excellent DC Performance ±1"

Transcription

1 查询 供应商 FEATURES 2.7-V to 5.5-V Analog Supply, Low Power: 10.6 mw (+VA = 2.7 V, +VBD = 1.8 V) 500-kHz Sampling Rate Excellent DC Performance ±1.2 LSB Typ, ±2 LSB Max INL ±0.6 LSB Typ, ±1 LSB Max DNL APPLICATIONS Communications Transducer Interface Medical Instruments Magnetometers Industrial Process Control Data Acquisition Systems Automatic Test Equipment DESCRIPTION LOW POWER, 16-BIT, 500-kHz, SINGLE/DUAL UNIPOLAR INPUT, ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL INTERFACE 16-Bit NMC Over Temperature ±0.5 mv Max Offset Error at 2.7 V ±1 mv Max Offset Error at 5 V The is a low power, 16-bit, 500-ksps Excellent AC Performance at f i = 10 khz with analog-to-digital converter with a unipolar input. The 91 db SNR, 101 db SFDR, 98 db THD device includes a 16-bit capacitor-based SAR A/D Built-In Conversion Clock (CCLK) converter with inherent sample and hold V to 5.5 V I/O Supply The is based on the same core and includes a 2-to-1 input MUX with programmable SPI/DSP Compatible Serial option of TAG bit output. Both the and SCLK up to 50 MHz offer a high-speed, wide voltage serial Comprehensive Power-Down Modes: interface and are capable of chain mode operation Deep Powerdown when multiple converters are used. Nap Powerdown These converters are available in a 16-lead TSSOP package and are fully specified for operation over the Auto Nap Powerdown industrial -40 C to +85 C temperature range. Unipolar Input Range: 0 V to V ref Software Reset Low Power, High-Speed SAR Converter Family Global CONVST (Independent of CS) Type/Speed 500 khz 1 MHz Programmable Status/Polarity /INT Single ADS Bit Pseudo-Diff 16-Pin TSSOP Package Multi-Chip Daisy Chain Mode Programmable TAG Bit Output Manual/Auto Channel Select Mode () 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 Dual ADS8330 +IN1 +IN0 COM NC +IN IN REF+ REF + _ SAR CDAC COMPARATOR OSC OUTPUT LATCH and 3 STATE DRIVER CONVERSION and CONTROL LOGIC SDO FS/CS SCLK SDI CONVST /INT/CDI Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Copyright 2006, Texas Instruments Incorporated

2 MODEL This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. ORDERING INFORMATION (1) MAXIMUM MAXIMUM MAXIMUM INTEGRAL DIFFERENTIAL OFFSET PACKAGE PACKAGE TEMPERATURE ORDERING LINEARITY LINEARITY ERROR TYPE DESIGNATOR RANGE INFORMATION (LSB) (LSB) (mv) TRANSPORT MEDIA QUANTITY IPW Tube 90 I ±3 1/+2 ±0.8 TSSOP-16 PW 40 C to 85 C Tape and reel IPWR 2000 IBPW Tube 90 IB ±2 ±1 ±0.5 TSSOP-16 PW 40 C to 85 C Tape and reel IBPWR 2000 IPW Tube 90 I ±3 1/+2 ±0.8 TSSOP-16 PW 40 C to 85 C Tape and reel IPWR 2000 IBPW Tube 90 IB ±2 ±1 ±0.5 TSSOP-16 PW 40 C to 85 C Tape and reel IBPWR 2000 (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at. ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range unless otherwise noted (1) Voltage +IN to AGND IN to AGND +VA to AGND UNIT 0.3 V to +VA V 0.3 V to +VA V 0.3 V to 7 V Voltage range +VBD to BDGND 0.3 V to 7 V AGND to BDGND Digital input voltage to BDGND Digital output voltage to BDGND 0.3 V to 0.3 V 0.3 V to +VBD V 0.3 V to +VBD V T A Operating free-air temperature range 40 C to 85 C T stg Storage temperature range 65 C to 150 C Junction temperature (T J max) 150 C Vapor phase (60 sec) 215 C Lead temperature, soldering TSSOP-16 Infrared (15 sec) 220 C Package Power dissipation (T J Max - T A )/θ JA θ JA thermal impedance 47 C/W (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2 Submit Documentation Feedback

3 SPECIFICATIONS T A = 40 C to 85 C, +VA = 2.7 V, +VBD = +VA 1.5 to V, V ref = 2.5 V, f SAMPLE = 500 khz (unless otherwise noted) ANALOG INPUT PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Full-scale input voltage (1) +IN ( IN) or (+INx COM) 0 +V ref V Absolute input voltage +IN, +IN0, +IN1 AGND 0.2 +VA IN or COM AGND 0.2 AGND Input capacitance pf No ongoing conversion, Input leakage current -1 1 na DC Input Input channel isolation, only SYSTEM PERFORMANCE At dc 108 V I = ±1.25 V pp at 50 khz 101 Resolution 16 Bits No missing codes 16 Bits IB, 2 ±1.2 2 INL Integral linearity IB LSB (2) I, I 3 ±2 3 IB, Differential 1 ±0.6 1 DNL IB LSB linearity (2) I, I 1 ±1 2 IB, 0.5 ± E O Offset error (3) IB mv I, I 0.8 ± Offset error drift 0.2 PPM/ C E G Gain error %FSR Gain error drift 0.3 PPM/ C At dc 70 CMRR Common mode rejection ratio db V I = 0.4 V pp at 1 MHz 50 Noise 33 µv RMS PSRR Power supply rejection ratio At FFFFh output code (3) 78 db SAMPLING DYNAMICS t CONV Conversion time 18 CCLK t SAMPLE1 Manual trigger 3 Acquisition time t SAMPLE2 Auto trigger 3 Throughput rate 500 khz Aperture delay 5 ns Aperture jitter 10 ps Step response 100 ns Overvoltage recovery 100 ns (1) Ideal input span, does not include gain or offset error. (2) LSB means least significant bit (3) Measured relative to an ideal full-scale input [+IN ( IN)] of 2.5 V when +VA = 2.7 V. V db CCLK Submit Documentation Feedback 3

4 SPECIFICATIONS (continued) T A = 40 C to 85 C, +VA = 2.7 V, +VBD = +VA 1.5 to V, V ref = 2.5 V, f SAMPLE = 500 khz (unless otherwise noted) DYNAMIC CHARACTERISTICS PARAMETER TEST CONDITIONS MIN TYP MAX UNIT V IN = 2.5 V pp at 10 khz -98 THD Total harmonic distortion (4) db V IN = 2.5 V pp at 100 khz V IN = 2.5 V pp at 10 khz 88.5 SNR Signal-to-noise ratio db V IN = 2.5 V pp at 100 khz 85 V IN = 2.5 V pp at 10 khz 88.5 SINAD Signal-to-noise + distortion db V IN = 2.5 V pp at 100 khz 81 V IN = 2.5 V pp at 10 khz 101 SFDR Spurious free dynamic range db V IN = 2.5 V pp at 100 khz 84 CLOCK -3dB Small signal bandwidth 30 MHz Internal conversion clock frequency MHz SCLK External serial clock EXTERNAL VOLTAGE REFERENCE INPUT V ref Used as I/O clock only 33 As I/O clock and conversion clock 1 21 Input reference V ref (REF+ REF ) 3.6 V +VA 2.7 V range (REF ) AGND Resistance (5) Reference input 80 kω DIGITAL INPUT/OUTPUT Logic family CMOS V IH High-level input voltage (+VA 1.5) V +VBD 1.65 V 0.65 (+VBD) +VBD V V IL Low-level input voltage (+VA 1.5) V +VBD 1.65 V (+VBD) V I I Input current V I = +VBD or BDGND na C i Input capacitance 5 pf (+VA 1.5) V +VBD 1.65 V, V OH High-level output voltage +VBD 0.6 +VBD V I O = 100 µa (+VA 1.5) V +VBD 1.65 V, V OL Low-level output voltage V I O = 100 µa C O Output capacitance 5 pf C L Load capacitance 30 pf Data format straight binary POWER SUPPLY REQUIREMENTS Power supply +VBD VA 1.5 (+VA) V voltage +VA V 500-kHz Sample rate Supply current Nap mode PD Mode 2 50 na Buffer I/O supply current 500 KSPS 0.2 ma Power dissipation +VA = 2.7 V, +VBD = 1.8 V mw TEMPERATURE RANGE T A Operating free-air temperature C (4) Calculated on the first nine harmonics of the input frequency (5) Can vary ±30% MHz V ma 4 Submit Documentation Feedback

5 SPECIFICATIONS T A = 40 C to 85 C, +VA = 5 V, +VBD = +5.5 V to V, V ref = V, f SAMPLE = 500 khz (unless otherwise noted) ANALOG INPUT PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Full-scale input voltage (1) +IN ( IN) or (+INx COM) 0 +V ref V Absolute input voltage +IN, +IN0, +IN1 AGND 0.2 +VA IN or COM AGND 0.2 AGND Input capacitance pf No ongoing conversion, Input leakage current -1 1 na DC Input Input channel isolation, only SYSTEM PERFORMANCE At dc 109 V I = ±1.25 V pp at 50 khz 101 Resolution 16 Bits No missing codes 16 Bits IB, 2 ±1.5 2 INL Integral linearity IB LSB (2) I, I -3 ±2 3 IB, Differential 1 ±0.7 1 DNL IB LSB linearity (2) I, I 1 ±1 2 IB, 1 ±0.4 1 E O Offset error (3) IB mv I, I 1.25 ± Offset error drift 0.5 PPM/ C E G Gain error %FSR Gain error drift 0.3 PPM/ C At dc 70 CMRR Common mode rejection ratio db V I = 1 V pp at 1 MHz 50 Noise 33 µv RMS PSRR Power supply rejection ratio At FFFFh output code (3) 78 db SAMPLING DYNAMICS t CONV Conversion time 18 CCLK t SAMPLE Manual trigger 3 1 Acquisition time t SAMPLE Auto trigger 3 2 Throughput rate 500 khz Aperture delay 5 ns Aperture jitter 10 ps Step response 100 ns Overvoltage recovery 100 ns (1) Ideal input span, does not include gain or offset error. (2) LSB means least significant bit (3) Measured relative to an ideal full-scale input [+IN ( IN)] of V when +VA = 5 V. V db CCLK Submit Documentation Feedback 5

6 SPECIFICATIONS (continued) T A = 40 C to 85 C, +VA = 5 V, +VBD = +5.5 V to V, V ref = V, f SAMPLE = 500 khz (unless otherwise noted) DYNAMIC CHARACTERISTICS PARAMETER TEST CONDITIONS MIN TYP MAX UNIT V IN = V pp at 10 khz -96 THD Total harmonic distortion (4) V IN = V pp at 100 khz, /28IB db V IN = V pp at 100 khz, /28I V IN = V pp at 10 khz 91 SNR Signal-to-noise ratio db V IN = V pp at 100 khz 89 V IN = V pp at 10 khz 91 SINAD Signal-to-noise + distortion db V IN = V pp at 100 khz 88 V IN = V pp at 10 khz 100 SFDR Spurious free dynamic range V IN = V pp at 100 khz, /28IB 98.8 db CLOCK V IN = V pp at 100 khz, /28I dB Small signal bandwidth 30 MHz Internal conversion clock frequency MHz SCLK External serial clock EXTERNAL VOLTAGE REFERENCE INPUT V ref Used as I/O clock only 50 As I/O clock and conversion clock 1 21 Input reference V ref (REF+ REF ) 5.5 V +VA 4.5 V range (REF ) AGND Resistance (5) Reference input 80 kω DIGITAL INPUT/OUTPUT Logic family CMOS V IH High-level input voltage 5.5 V +VBD 4.5 V 0.65 (+VBD) +VBD V V IL Low-level input voltage 5.5 V +VBD 4.5 V (+VBD) V I I Input current V I = +VBD or BDGND na C i Input capacitance 5 pf 5.5 V +VBD 4.5 V, V OH High-level output voltage +VBD 0.6 +VBD V I O = 100 µa 5.5 V +VBD 4.5 V, V OL Low-level output voltage V I O = 100 µa C O Output capacitance 5 pf C L Load capacitance 30 pf Data format straight binary POWER SUPPLY REQUIREMENTS Power supply +VBD V voltage +VA V 500-kHz Sample rate Supply current Nap mode PD Mode 6 50 na Buffer I/O supply current 500 KSPS 1 ma Power dissipation TEMPERATURE RANGE +VA = 5 V, +VBD = 5 V VA = 5 V, +VBD = 1.8 V T A Operating free-air temperature C (4) Calculated on the first nine harmonics of the input frequency (5) Can vary ±30% MHz V ma mw 6 Submit Documentation Feedback

7 TIMING CHARACTERISTICS All specifications typical at 40 C to 85 C, +VA = 2.7 v, +VBD = 1.8 V (1)(2) PARAMETER MIN TYP MAX UNIT External, fcclk Frequency, conversion clock, CCLK f CCLK = 1/2 f SCLK MHz Internal t su(csf-) Setup time, falling edge of CS to 1 CCLK t h(csf-) Hold time, falling edge of CS to 0 ns t wl(convst) Pulse duration, CONVST low 40 ns t su(csf-) Setup time, falling edge of CS to 20 ns t h(csf-) Hold time, falling edge of CS to 20 ns t su(csr-) Setup time, rising edge of CS to 20 ns t h(csr-) Hold time, rising edge of CS to 20 ns t c(sclk) tsu(csf-sclk1r) Setup time, falling edge of CS to SCLK 5 ns - 5 t c(sclk) twl(sclk) Pulse duration, SCLK low 8 ns - 8 t c(sclk) twh(sclk) Pulse duration, SCLK high 8 ns - 8 I/O Clock only 30 I/O and conversion clock t c(sclk) Cycle time, SCLK ns I/O Clock, chain mode 30 I/O and conversion clock, chain mode Delay time, falling edge of SCLK to SDO t d(sclkf-sdoinvalid) 10-pF Load 8 ns invalid Delay time, falling edge of SCLK to SDO t d(sclkf-sdovalid) 10-pF Load 25 ns valid Delay time, falling edge of CS to SDO valid, t d(csf-sdovalid) 10-pF Load 25 ns SDO MSB output t su(sdi-sclkf) Setup time, SDI to falling edge of SCLK 8 ns t h(sdi-sclkf) Hold time, SDI to falling edge of SCLK 4 ns Delay time, rising edge of CS/FS to SDO t d(csr-sdoz) 5 ns 3-state Setup time, last falling edge of SCLK before t su(lastsclkf-csr) 10 ns rising edge of CS/FS Delay time, CDI high to SDO high in daisy t d(sdo-cdi) 10-pF Load, chain mode 25 ns chain mode (1) All input signals are specified with t r = t f = 1.5 ns (10% to 90% of V DD ) and timed from a voltage level of (V IL + V IH )/2. (2) See timing diagrams. Submit Documentation Feedback 7

8 TIMING CHARACTERISTICS All specifications typical at 40 C to 85 C, +VA = +VBD = 5 V (1)(2) PARAMETER MIN TYP MAX UNIT External, fcclk Frequency, conversion clock, CCLK f CCLK = 1/2 f SCLK MHz Internal t su(csf-) Setup time, falling edge of CS to 1 CCLK t h(csf-) Hold time, falling edge of CS to 0 ns t wl(convst) Pulse duration, CONVST low 40 ns t su(csf-) Setup time, falling edge of CS to 20 ns t h(csf-) Hold time, falling edge of CS to 20 ns t su(csr-) Setup time, rising edge of CS to 20 ns t h(csr-) Hold time, rising edge of CS to 20 ns t c(sclk) - t su(csf-sclk1r) Setup time, falling edge of CS to SCLK 5 ns 5 t c(sclk) - t wl(sclk) Pulse duration, SCLK low 8 ns 8 t c(sclk) - t wh(sclk) Pulse duration, SCLK high 8 ns 8 I/O Clock only 20 I/O and conversion clock t c(sclk) Cycle time, SCLK ns I/O Clock, chain mode 20 I/O and conversion clock, chain mode Delay time, falling edge of SCLK to SDO t d(sclkf-sdoinvalid) 10-pF Load 5 ns invalid Delay time, falling edge of SCLK to SDO t d(sclkf-sdovalid) 10-pF Load 12 ns valid Delay time, falling edge of CS to SDO t d(csf-sdovalid) 10-pF Load 12 ns valid, SDO MSB output t su(sdi-sclkf) Setup time, SDI to falling edge of SCLK 8 ns t h(sdi-sclkf) Hold time, SDI to falling edge of SCLK 4 ns Delay time, rising edge of CS/FS to SDO t d(csr-sdoz) 5 ns 3-state Setup time, last falling edge of SCLK t su(lastsclkf-csr) 10 ns before rising edge of CS/FS Delay time, CDI high to SDO high in daisy t d(sdo-cdi) 10-pF Load, chain mode 16 ns chain mode (1) All input signals are specified with t r = t f = 1.5 ns (10% to 90% of V DD ) and timed from a voltage level of (V IL + V IH )/2. (2) See timing diagrams. 8 Submit Documentation Feedback

9 PIN ASSIGNMENTS PW PACKAGE (TOP VIEW) PW PACKAGE (TOP VIEW) +VA NC +IN IN AGND REF REF+ (REFIN) NC (REFOUT) VBD SCLK BDGND SDO SDI FS/CS /INT CONVST +VA +IN1 +IN0 COM AGND REF REF+ (REFIN) NC (REFOUT) VBD SCLK BDGND SDO SDI FS/CS /INT CONVST NC No internal connection Submit Documentation Feedback 9

10 Terminal Functions NO. NAME I/O DESCRIPTION TSSOP AGND 5 Analog ground BDGND 14 Interface ground CONVST 9 Freezes sample and hold, starts conversion with next rising edge of internal clock / INT/ CDI 10 O FS/CS 11 +IN 3 I Non inverting input Status output. If programmed as, this pin is low (default) when a conversion is in progress. If programmed as an interrupt (INT), this pin is low for a preprogrammed duration after the end of conversion and a valid data is to be output. The polarity of or INT is programmable. This pin can also be used as a chain data input when the device is operated in chain mode. Frame sync signal for TMS320 DSP serial interface or chip select input for SPI interface slave select (SS-). -IN 4 I Inverting input, usually connected to ground NC 2,8 No connection. REF+ 7 I External reference input. REF- 6 Connect to AGND through individual via. SCLK 15 Clock for serial interface SDI 12 I Serial data in SDO 13 O Serial data out +VA 1 Analog supply, +2.7 V to +5.5 VDC. +VBD 16 Interface supply Terminal Functions NO. NAME I/O DESCRIPTION TSSOP AGND 5 Analog ground BDGND 14 Interface ground COM 4 I Common inverting input, usually connected to ground CONVST 9 Freezes sample and hold, starts conversion with next rising edge of internal clock / INT/ CDI 10 O Status output. If programmed as, this pin is low (default) when a conversion is in progress. If programmed as an interrupt (INT), this pin is low for a preprogrammed duration after the end of conversion and a valid data is to be output. The polarity of or INT is programmable. This pin can also be used as a chain data input when the device is operated in chain mode. FS/CS 11 Frame sync signal for TMS320 DSP serial interface or chip select input for SPI interface +IN1 2 I Second noninverting input. +IN0 3 I First noninverting input NC 8 No connection. REF+ 7 I External reference input. REF- 6 Connect to AGND through individual via. SCLK 15 Clock for serial interface SDI 12 I Serial data in (conversion start and reset possible) SDO 13 O Serial data out +VA 1 Analog supply, +2.7 V to +5.5 VDC. +VBD 16 Interface supply 10 Submit Documentation Feedback

11 MANUAL TRIGGER / READ While Sampling (use internal CCLK, and INT polarity programmed as active low) CONVST Nth t wl(convst) (active low) Nth t SAMPLE1 = 3 CCLKs min t CONV = 18 CCLKs t SAMPLE1 = 3 CCLKs min INT (active low) t h(csf-) t h(csr-) th(csf-) CS/FS SCLK t h(csf-) t su(csf-) t su(csf-) t d(crs-) = 20 ns min 1 SDO Nth 1th Nth SDI 1101b 1101b READ Result READ Result Figure 1. Timing for Conversion and Acquisition Cycles for Manual Trigger (read while sampling) AUTO TRIGGER / READ While Sampling (use internal CCLK, and INT polarity programmed as active low) CONVST = 1 (active low) Nth INT (active low) CS/FS SCLK SDO t CONV = 18 CCLKs t SAMPLE2 = 3 CCLKs t CONV = 18 CCLKs t SAMPLE2 = 3 CCLKs t h(csf-) t su(csf-) t h(csf-) t su(csf-) t h(csf-) N 1th N 1th Nth SDI 1110b b 1101b CONFIGURE READ Result READ Result Figure 2. Timing for Conversion and Acquisition Cycles for Autotrigger (read while sampling) Submit Documentation Feedback 11

12 MANUAL TRIGGER / READ While Converting (use internal CCLK, and INT polarity programmed as active low) CONVST Nth N 1th t wl(convst) Nth N + 1th (active low) t CONV = 18 CCLKs t SAMPLE1 = 3 CCLKs min INT (active low) t h(csf-) t su(csf-) t su(csr-) CS/FS SCLK SDO t su(csf-) t h(csf-) N 1th N th SDI 1101b READ Result 1101b READ Result Figure 3. Timing for Conversion and Acquisition Cycles for Manual Trigger (read while converting) AUTO TRIGGER / READ While Converting (use internal CCLK, and INT polarity programmed as active low) CONVST = 1 (active low) INT (active low) CS/FS SCLK SDO t su(csf-) t h(csr-) N 1 th?? t CONV = 18 CCLKs t Nth SAMPLE2 N + 1th t CONV = 18 CCLKs = 3 CCLKs min t SAMPLE2 = 3 CCLKs min t h(csf-) th(csf-) t su(csr-) t su(csr-) N 1 th N th SDI 1110b CONFIGURE 1101b READ Result 1101b READ Result Figure 4. Timing for Conversion and Acquisition Cycles for Autotrigger (read while converting) 12 Submit Documentation Feedback

13 SCLK CS/FS t su(csf SCLK1R) t wl(sclk) t c(sclk) t wh(sclk) t su(lastsclk CSR) t d(sclkf SDOINVALID) SDO Hi Z t d(csr SDOZ) t d(sclkf SDOVALID) t d(csf SDOVALID) MSB MSB 1 MSB 2 MSB 3 MSB 4 MSB 5 MSB 6 LSB+2 LSB+1 LSB SDI t h(sdi SCLKF) MSB MSB 1 MSB 2 MSB 3 MSB 4 MSB 5 MSB 6 LSB+2 LSB+1 LSB t su(sdi SCLKF) Figure 5. Detailed SPI Transfer Timing MANUAL TRIGGER / READ While Sampling (use internal CCLK active high, and INT active low, TAG enabled, auto channel select) Nth CH0 Nth CH0 CONVST t wl(convst) t wl(convst) (active low) Nth CH0 t SAMPLE1 t CONV = 3 CCLKs min = 18 CCLKs Nth CH1 t CONV = 18 CCLKs INT (active low) t su(csf-) t h(csf-) CS/FS SCLK SDO SDI Hi Z t d(csr-) = 20 ns MIN 1101b READ Result N 1th CH1 TAG = b READ Result Nth CH0 Figure 6. Simplified Dual Channel Timing TAG = 0 Hi Z Submit Documentation Feedback 13

14 TYPICAL CHARACTERISTICS At 40 C to 85 C, V ref (REF+ REF ) = V when +VA = +VBD = 5 V or V ref (REF+ REF ) = 2.5 V when +VA = +VBD = 2.7 V, f SCLK = 21 MHz, f i = DC for DC curves, f i = 100 khz for AC curves (unless otherwise noted) CROSSTALK DIFFERENTIAL NONLINEARITY INTEGRAL NONLINEARITY vs vs vs FREQUENCY FREE-AIR TEMPERATURE FREE-AIR TEMPERATURE Crosstalk - db VA = 5 V DNL - LSB VA = 5 V +VA = 2.7 INL - LSB VA = 5 V 85 +VA = VA = 2.7 V F -Frequency - khz TA - Free-Air Temperature - C TA - Free-Air Temperature - C Figure 7. Figure 8. Figure 9. DNL - LSB DIFFERENTIAL NONLINEARITY INTEGRAL NONLINEARITY DIFFERENTIAL NONLINEARITY vs vs vs EXTERNAL CLOCK FREQUENCY EXTERNAL CLOCK FREQUENCY EXTERNAL CLOCK FREQUENCY +VA = 5 V MAX MIN INL - LSB VA = 5 V Max DNL - LSB VA = 2.7 V Max Min External Clock Frequency - MHz Min External Clock Frequency - MHz External Clock Frequency - MHz Figure 10. Figure 11. Figure Submit Documentation Feedback

15 TYPICAL CHARACTERISTICS (continued) INL - LSB INTEGRAL NONLINEARITY OFFSET VOLTAGE OFFSET VOLTAGE vs vs vs EXTERNAL CLOCK FREQUENCY FREE-AIR TEMPERATURE SUPPLY VOLTAGE +VA = 2.7 V Max Min External Clock Frequency - MHz Offset Voltage - mv VA = 2.7 +VA = 5 V T A - Free-Air Temperature - C Offset Voltage - mv VA - Supply Voltage - V Figure 13. Figure 14. Figure 15. Gain Error - % FSR VA = 5 V GAIN ERROR GAIN ERROR POWER SUPPLY REJECTION vs vs RATIO FREE-AIR TEMPERATURE SUPPLY VOLTAGE vs SUPPLY RIPPLE FREQUENCY +VA = T - Free-Air Temperature - C A Offset Voltage Change - mv VA - Supply Voltage - V PSRR - Power Supply Rejection Ratio - db VA = 2.7 V +VA = 5 V Supply Ripple Frequency - khz Figure 16. Figure 17. Figure 18. SNR - Signal-To-Noise Ratio - db SIGNAL-TO-NOISE RATIO SIGNAL-TO-NOISE AND TOTALHARMONIC DISTORTION vs DISTORTION vs INPUT FREQUENCY vs INPUT FREQUENCY INPUT FREQUENCY +VA = 5 V +VA = 2.7 V f i - Input Frequency - khz SINAD - Signal-To-Noise and Distortion - db VA = 5 V +VA = 2.7 V f - Input Frequency - khz i THD - Total Harmonic Distortion - db VA = 5 V +VA = 2.7 V f - Input Frequency - khz i Figure 19. Figure 20. Figure 21. Submit Documentation Feedback 15

16 TYPICAL CHARACTERISTICS (continued) SFDR - Spurious Free Dynamic Range - db SPURIOUS FREE DYNAMIC RANGE SIGNAL-TO-NOISE RATIO SIGNAL-TO-NOISE AND vs vs DISTORTION INPUT FREQUENCY FULL SCALE RANGE vs FULL SCALE RANGE VA = 5 V +VA = 2.7 V f - Input Frequency - khz i 100 SNR - Signal-To-Noise Ratio - db khz Input 2.7 V 5 V Full Scale Range - V SINAD - Signal-To-Noise and Distortion - db khz Input 2.7 V 5 V Full Scale Range - V Figure 22. Figure 23. Figure 24. THD - Total Harmonic Distortion -db TOTAL HARMONIC DISTORTION SPURIOUS FREE DYNAMIC RANGE TOTAL HARMONIC DISTORTION vs vs vs FULL SCALE RANGE FULL SCALE RANGE FREE-AIR TEMPERATURE 10 khz Input 2.7 V 5 V Full Scale Range - V SFDR - Spurious Free Dynamic Range - db KHz 2.7 V 5 V Full Scale Range - V THD - Total Harmonic Distortion - db VA = 2.7 V, 10 khz Input +VA = 5 V, 100 khz Input T A - Free-Air Temperature - C Figure 25. Figure 26. Figure 27. SPURIOUS FREE DYNAMIC RANGE SIGNAL-TO-NOISE RATIO SIGNAL-TO-NOISE AND vs vs DISTORTION FREE-AIR TEMPERATURE FREE-AIR TEMPERATURE vs FREE-AIR TEMPERATURE 80 SFDR - Spurious Free Dynamic Range - db VA = 2.7 V, 10 khz Input +VA = 5 V, 100 khz Input T A - Free-Air Temperature - C SNR - Signal-To-Noise Ratio - db VA = 5 V, 100 khz Input +VA = 2.7 V, 10 khz Input T A - Free-Air Temperature - C SINAD - Signal-To-Noise and Distortion - db VA =5 V, 100 khz Input +VA = 2.7 V, 10 khz Input T A - Free-Air Temperature - C Figure 28. Figure 29. Figure Submit Documentation Feedback

17 TYPICAL CHARACTERISTICS (continued) ENOB - Effective Number of Bits - bits EFFECTIVE NUMBER OF BITS INTERNAL CLOCK FREQUENCY INTERNAL CLOCK FREQUENCY vs vs vs FREE-AIR TEMPERATURE SUPPLY VOLTAGE FREE-AIR TEMPERATURE +VA = 5 V, 100 khz Input +VA = 2.7 V, 10 khz Input T - Free-Air Temperature - C A Internal Clock Frequency - MHz VA - Supply Voltage - V Internal Clock Frequency - MHz VA = 5 V +VA = 2.7 V T A - Free-Air Temperature - C Figure 31. Figure 32. Figure 33. ANALOG SUPPLY CURRENT ANALOG SUPPLY CURRENT ANALOG SUPPLY CURRENT vs vs vs SUPPLY VOLTAGE SUPPLY VOLTAGE SUPPLY VOLTAGE ksps 320 NAP Mode 12 PD Mode Analog Supply Current - ma Analog Supply Current - A Analog Supply Current - na VA - Supply Voltage - V VA - Supply Voltage - V VA - Supply Voltage - V Figure 34. Figure 35. Figure 36. Analog Supply Current - ma ANALOG SUPPLY CURRENT ANALOG SUPPLY CURRENT ANALOG SUPPLY CURRENT vs vs vs SAMPLE RATE SAMPLE RATE FREE-AIR TEMPERATURE Autonap Mode +VA = 5 V +VA = 2.7 V Analog Supply Current - A PD Mode +VA = 5 V +VA = 2.7 V Analog Supply Current - ma ksps Sample Rate +VA = 5 V +VA = 2.7 V Sample Rate - ksps Sample Rate - ksps T - Free-Air Temperature - C A Figure 37. Figure 38. Figure 39. Submit Documentation Feedback 17

18 TYPICAL CHARACTERISTICS (continued) ANALOG SUPPLY CURRENT vs FREE-AIR TEMPERATURE Analog Supply Current - ma NAP Mode +VA = 5 V +VA = T A - Free-Air Temperature - C Figure 40. INL DNL f i = 500 ksps, +VA = 5 V, V ref = V f i = 500 ksps, +VA = 5 V, V ref = V INL - Bits DNL - Bits Code Code Figure 41. Figure Submit Documentation Feedback

19 TYPICAL CHARACTERISTICS (continued) INL DNL f i = 500 ksps, +VA = 2.7 V, V ref = 2.5 V f i = 500 ksps, +VA = 2.7 V, V ref = 2.5 V INL - Bits DNL - Bits Code Code Figure 43. Figure 44. FFT FFT khz Input,+VA = 2.7 V, V ref = 2.5 V, f s = 500 ksps khz Input,+VA = 2.7 V, V ref = 2.5 V, f s = 500 ksps Amplitude - db Amplitude - db f - Frequency - khz f - Frequency - khz Figure 45. Figure 46. Submit Documentation Feedback 19

20 TYPICAL CHARACTERISTICS (continued) FFT FFT khz Input, +VA = 2.7 V, V ref = 2.5 V, f s = 500 ksps khz Input,+VA = 5 V, V ref = V, f s = 500 ksps Amplitude - db Amplitude - db f - Frequency - khz f - Frequency - khz Figure 47. Figure 48. FFT FFT khz Input,+VA = 5 V, V ref = V, f s = 500 ksps khz Input,+VA = 5 V, V ref = V, f s = 500 ksps Amplitude - db Amplitude - db f - Frequency - khz f - Frequency - khz Figure 49. Figure 50. THEORY OF OPERATION The /28 is a high-speed, low power, successive approximation register (SAR) analog-to-digital converter (ADC) that uses an external reference. The architecture is based on charge redistribution, which inherently includes a sample/hold function. The /28 has an internal clock that is used to run the conversion but can also be programmed to run the conversion based on the external serial clock, SCLK. The has one analog input. The analog input is provided to two input pins: +IN and -IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both +IN and -IN inputs are disconnected from any internal function. The has two inputs. Both inputs share the same common pin - COM. The negative input is the same as the -IN pin for the. The can be programmed to select a channel manually or can be programmed into the auto channel select mode to sweep between channel 0 and 1 automatically. 20 Submit Documentation Feedback

21 ANALOG INPUT THEORY OF OPERATION (continued) When the converter enters hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. The voltage on the -IN input is limited between AGND V and AGND V, allowing the input to reject small signals which are common to both the +IN and -IN inputs. The +IN input has a range of -0.2 V to V ref V. The input span (+IN - (-IN)) is limited to 0 V to V ref. The (peak) input current through the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. The current into the /28 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (45 pf) to a 16-bit settling level within the minimum acquisition time (238 ns). When the converter goes into hold mode, the input impedance is greater than 1 GΩ. Care must be taken regarding the absolute analog input voltage. To maintain linearity of the converter, the +IN and -IN inputs and the span (+IN - (-IN)) should be within the limits specified. Outside of these ranges, converter linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters should be used. Care should be taken to ensure that the output impedance of the sources driving the +IN and -IN inputs are matched. If this is not observed, the two inputs could have different settling times. This may result in an offset error, gain error, and linearity error which change with temperature and input voltage. Device in Hold Mode +IN pf 4 pf +VA IN 4 pf AGND pf AGND Figure 51. Input Equivalent Circuit Driver Amplifier Choice The analog input to the converter needs to be driven with a low noise, op-amp like the THS4031 or OPA356. An RC filter is recommended at the input pins to low-pass filter the noise from the source. Two resistors of 20Ω and a capacitor of 470 pf is recommended. The input to the converter is a unipolar input voltage in the range 0 V to V ref. The minimum -3dB bandwidth of the driving operational amplifier can be calculated to: f 3db = (ln(2) (n+1))/(2π t ACQ ) where n is equal to 16, the resolution of the ADC (in the case of the /28). When t ACQ = 238 ns (minimum acquisition time), the minimum bandwidth of the driving amplifier is 7.9 MHz. The bandwidth can be relaxed if the acquisition time is increased by the application. The OPA365, OPA827, or THS4031 from Texas Instruments are recommended. The THS4031 used in the source follower configuration to drive the converter is shown in the typical input drive configuration, Figure 52. Bipolar to Unipolar Driver In systems where the input is bipolar, the THS4031 can be used in the inverting configuration with an additional DC bias applied to its + input so as to keep the input to the /28 within its rated operating voltage range. This configuration is also recommended when the /28 is used in signal processing applications where good SNR and THD performance is required. The DC bias can be derived from the REF3225 or the REF3240 reference voltage ICs. The input configuration shown in Figure 53 is capable of delivering better than 91-dB SNR and -96-dB THD at an input frequency of 10 khz. In case bandpass filters are used to filter the input, care should be taken to ensure that the signal swing at the input of the bandpass filter is small so as to keep the Submit Documentation Feedback 21

22 THEORY OF OPERATION (continued) distortion introduced by the filter minimal. In such cases, the gain of the circuit shown in Figure 53 can be increased to keep the input to the /28 large to keep the SNR of the system high. Note that the gain of the system from the + input to the output of the THS4031 in such a configuration is a function of the gain of the AC signal. A resistor divider can be used to scale the output of the REF3225 or REF3240 to reduce the voltage at the DC input to THS4031 to keep the voltage at the input of the converter within its rated operating range. Input Signal (0 V to 4 V) /28 +VA 5 V THS pf 20 +IN/(+IN1 or +IN0) IN/COM Figure 52. Unipolar Input Drive Configuration 5 V 1 V DC 600 Input Signal ( 2V to 2 V) THS pf 20 +VA +IN/(+IN1 or +IN0) IN/COM Figure 53. Bipolar Input Drive Configuration REFERENCE The /28 can operate with an external reference with a range from 0.3 V to 4.2 V. A clean, low noise, well-decoupled reference voltage on this pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF3240 can be used to drive this pin. A 10-µF ceramic decoupling capacitor is required between the REF+ and REF- pins of the converter. These capacitors should be placed as close as possible to the pins of the device. The REF- should be connected to its own via to the analog ground plane with the shortest possible distance. CONVERTER OPERATION The /28 has an oscillator that is used as an internal clock which controls the conversion rate. The frequency of this clock is 10.5 MHz minimum. The oscillator is always on unless the device is in the deep powerdown state or the device is programmed for using SCLK as the conversion clock (CCLK). The minimum acquisition (sampling) time takes 3 CCLKs (this is equivalent to 238 ns at 12.6 MHz) and the conversion time takes 18 conversion clocks (CCLK) (~1500 ns) to complete one conversion. The conversion can also be programmed to run based on the external serial clock, SCLK, if is so desired. This allows a system designer to achieve system synchronization. The serial clock SCLK, is first reduced to 1/2 of its frequency before it is used as the conversion clock (CCLK). For example, with a 21-MHz SCLK this provides a 10.5-MHz clock for conversions. If it is desired to start a conversion at a specific rising edge of the SCLK when the external SCLK is programmed as the source of the conversion clock (CCLK) (and manual start of conversion 22 Submit Documentation Feedback

23 THEORY OF OPERATION (continued) is selected), the setup time between CONVST and that rising SCLK edge should be observed. This ensures the conversion is complete in 18 CCLKs (or 36 SCLKs). The minimum setup time is 20 ns to ensure synchronization between CONVST and SCLK. In many cases the conversion can start one SCLK period (or CCLK) later which results in a 19 CCLK (or 37 SCLK) conversion. The 20 ns setup time is not required once synchronization is relaxed. The duty cycle of SCLK is not critical as long as it meets the minimum high and low time requirements of 8 ns. Since the /28 is designed for high-speed applications, a higher serial clock (SCLK) must be supplied to be able to sustain the high throughput with the serial interface and so the clock period of SCLK must be at most 1 µs (when used as conversion clock (CCLK). The minimum clock frequency is also governed by the parasitic leakage of the capacitive digital-to-analog (CDAC) capacitors internal to the /28. CFR_D10 Conversion Clock (CCLK) = 1 OSC = 0 Divider 1/2 SPI Serial Clock (SCLK) Figure 54. Converter Clock Manual Channel Select Mode The conversion cycle starts with selecting an acquisition channel by writing a channel number to the command register (CMR). This cycle time can be as short as 4 serial clocks (SCLK). Auto Channel Select Mode Channel selection can also be done automatically if auto channel select mode is enabled. This is the default channel select mode. The dual channel converter,, has a built-in 2-to-1 MUX. If the device is programmed for auto channel select mode then signals from channel 0 and channel 1 are acquired with a fixed order. Channel 0 is accessed first in the next cycle after the command cycle that configured CFR_D11 to 1 for auto channel select mode. This automatic access stops the cycle after the command cycle that sets CFR_D11 to 0. Start of a Conversion The end of acquisition or sampling instance () is the same as the start of a conversion. This is initiated by bringing the CONVST pin low for a minimum of 40 ns. After the minimum requirement has been met, the CONVST pin can be brought high. CONVST acts independent of FS/CS so it is possible to use one common CONVST for applications requiring simultaneous sample/hold with multiple converters. The /28 switches from sample to hold mode on the falling edge of the CONVST signal. The /28 requires 18 conversion clock (CCLK) edges to complete a conversion. The conversion time is equivalent to 1500 ns with a 12-MHz internal clock. The minimum time between two consecutive CONVST signals is 21 CCLKs. A conversion can also be initiated without using CONVST if it is so programmed (CFR_D9 = 0). When the converter is configured as auto trigger, the next conversion is automatically started 3 conversion clocks (CCLK) after the end of a conversion. These 3 conversion clocks (CCLK) are used as the acquisition time. In this case the time to complete one acquisition and conversion cycle is 21 CCLKs. Submit Documentation Feedback 23

24 Status Output /INT Power-Down Modes THEORY OF OPERATION (continued) 100 Table 1. Different Types of Conversion MODE SELECT CHANNEL START CONVERSION Auto Channel Select (1) Automatic No need to write channel number to the CMR. Use internal sequencer for the. Manual Write the channel number to the CMR. Manual Channel Select (1) Auto channel select should be used with auto trigger and also with the TAG bit enabled. Auto Trigger Start a conversion based on the conversion clock CCLK. Manual Trigger Start a conversion with CONVST. When the status pin is programmed as and the polarity is set as active low, the pin works in the following manner: The output goes LOW immediately following CONVST going LOW when manual trigger is programmed. stays LOW throughout the conversion process and returns to HIGH when the conversion has ended. The output goes low for 3 conversion clocks (CCLK) after the previous rising edge of, if auto trigger is programmed. This status pin is programmable. It can be used as an output (CFR.D[7:6] = 1, 1) where the low time is equal to the conversion time. This status pin can be used as INT. (CFR.D[7:6] = 1, 0) which is set LOW at the end of a conversion is brought to HIGH (cleared) by the next read cycle. The polarity of this pin, used as either function ( or INT), is programmable through CFR_D7. The /28 has a comprehensive built-in power-down feature. There are three power-down modes: Deep power-down mode, Nap power-down mode, and auto nap power-down mode. All three power-down modes are enabled by setting the related CFR bits. The first two power-down modes are activated when enabled. A wakeup command, 1011b, can resume device operation from a power-down mode. Auto nap power-down mode works slightly different. When the converter is enabled in auto nap power-down mode, an end of conversion instance () puts the device into auto nap powerdown. The beginning of sampling resumes operation of the converter. The contents of the configuration register is not affected by any of the power-down modes. Any ongoing conversion when nap or deep powerdown is activated is aborted. +VA Supply Current A Settling Time ns Figure 55. Typical Analog Supply Current Drop vs Time After Powerdown 24 Submit Documentation Feedback

25 Deep Power-Down Mode Deep power-down mode can be activated by writing to configuration register bit CFR_D2. When the device is in deep power-down mode, all blocks except the interface are in powerdown. The external SCLK is blocked to the analog block. The analog blocks no longer have bias currents and the internal oscillator is turned off. In this mode, power dissipation falls from 5 ma to 1 µa in 2 µs. The wake-up time after a powerdown is 1 µs. When bit D2 in the configuration register is set to 0, the device is in deep powerdown. Setting this bit to 1 or sending a wake-up command can resume the converter from the deep power-down state. Nap Mode In nap mode the /28 turns off biasing of the comparator and the mid-volt buffer. In this mode power dissipation falls from 5 ma in normal mode to about 0.3 ma in 200 ns after the configuration cycle. The wake-up (resume) time from nap power-down mode is 3 CCLKs (238 ns with a 12.6-MHz conversion clock). As soon as the CFR_D3 bit in the control register is set to 0, the device goes into nap power-down mode, regardless of the conversion state. Setting this bit to 1 or sending a wake-up command can resume the converter from the nap power-down state. Auto Nap Mode Auto nap mode is almost identical to nap mode. The only difference is the time when the device is actually powered down and the method to wake up the device. Configuration register bit D4 is only used to enable/disable auto nap mode. If auto nap mode is enabled, the device turns off biasing after the conversion has finished, which means the end of conversion activates auto nap powerdown mode. Power dissipation falls from 12 ma in normal mode to about 0.3 ma in 200 ns. A wake-up command resumes the device and turns biasing on again in 3 CCLKs (238 ns with a 12.6-MHz conversion clock). The device can also be woken up by disabling auto nap mode when bit D4 of the configuration register is set to 1. Any channel select command 0XXXb or the set default mode command 1111b can also wake up the device from auto nap powerdown. TYPE OF POWERDOWN Normal operation NOTE: 1. This wake-up command is the word 1011b in the command word. This command sets bits D2 and D3 to 1 in the configuration register but not D4. But a wake-up command does remove the device from either one of these power-down states, deep/nap/auto nap powerdown. 2. Wake-up time is defined as the time between when the host processor tries to wake up the converter and when a convert start can occur. POWER CONSUMPTION 5 ma/3.8 ma Table 2. Power-Down Mode Comparisons ACTIVATED BY ACTIVATION TIME RESUME POWER BY RESUME TIME ENABLE Deep powerdown 6 na/2 na Setting CFR 100 µs Woken up by command 1011b 1 µs Set CFR Woken up by command 1011b to achieve 6.6 ma Nap powerdown 0.3 ma/0.2 ma Setting CFR 200 µs 3 CCLKs Set CFR since ( )/2 = 6.6 Woken up by CONVST, any channel select (end of Auto nap powerdown 200 µs command, default command 1111b, or wake up 3 CCLKs Set CFR conversion) command 1011b. Submit Documentation Feedback 25

26 CONVST N Converter N+1 State Converter State N th Conversion N+1 th Sampling N+1 th Conversion Read While Converting 20 ns MIN 1 CCLK MIN CS (For Read Result) Read N 1 th Result Read While Sampling 0 ns MIN 20 ns MIN CS (For Read Result) Read N th Result Figure 56. Read While Converting vs Read While Sampling (Manual trigger) Manual Trigger CONVST N N+1 Converter State Resume N th Sampling >=3CCLK N th Conversion =18 CCLK Activation Resume N+1 th Sampling N+1 th Conversion Activation >=3CCLK =18 CCLK 20 ns MIN Read While Converting CS 1 CCLK MIN Read N 1 th Result 20 ns MIN Read N th Result Read While Sampling CS 20 ns MIN Read N 1 th Result 20 ns MIN 0 ns MIN Read N th Result 20 ns MIN 20 ns MIN 20 ns MIN 20 ns MIN Figure 57. Read While Converting vs Read While Sampling with Deep or Nap Powerdown 26 Submit Documentation Feedback

27 Manual Trigger Case 1 40 ns MIN CONVST (programmed Active Low) N N+1 Converter State Resume N th Sampling >=3CCLK N th Conversion =18 CCLK POWERDOWN Resume N+1 th Sampling >=3CCLK N+1 th Conversion =18 CCLK POWERDOWN 6 CCLKs 6 CCLKs Read While Converting 20 ns MIN 20 ns MIN CS Read N 1 th Result Read N th Result 20 ns MIN 20 ns MIN Read While Sampling 1 CCLK MIN 0 ns MIN 1 CCLK MIN CS Read N 1 th Result Read N th Result 20 ns MIN 20 ns MIN Manual Trigger Case 2 (wake up by CONVST) 40 ns MIN CONVST N N+1 (programmed Active Low) Converter State Resume N th Sampling >=3CCLK N th Conversion =18 CCLK POWER DOWN Resume N+1 th Sampling >=3CCLK N+1 th Conversion =18 CCLK POWER DOWN Read While Converting 20 ns MIN 20 ns MIN CS Read N 1 th Result Read N th Result Read While Sampling 20 ns MIN 20 ns MIN 0 ns MIN 20 ns MIN 20 ns MIN CS Read N 1 th Result Read N th Result 20 ns MIN 20 ns MIN Figure 58. Read While Converting vs Read While Sampling with Auto Nap Powerdown Total Acquisition + Conversion Cycle Time: Automatic: = 21 CCLKs Manual: 21 CCLKs Manual + deep powerdown: 4SCLK µs + 3 CCLK + 18 CCLK +16 SCLK + 1 µs Manual + nap powerdown: 4 SCLK + 3 CCLK + 3 CCLK + 18 CCLK +16 SCLK Manual + auto nap 4 SCLK + 3 CCLK + 3 CCLK + 18 CCLK +16 SCLK (use wakeup to resume) powerdown: Manual + auto nap 1 CCLK + 3 CCLK + 3 CCLK + 18 CCLK +16 SCLK (use CONVST to resume) powerdown: Submit Documentation Feedback 27

28 DIGITAL INTERFACE The serial interface is compatible with Motorola SPI. The serial clock is designed to accommodate the latest high-speed processors with an SCLK up to 50 MHz. Each cycle is started with the falling edge of FS/CS. The internal data register content which is made available to the output register at the is presented on the SDO output pin at the falling edge of FS/CS. This is the MSB. Output data are changed at the falling edge of SCLK so that the host processor can read it at the next rising edge. Serial data input is latched at the falling edge of SCLK. The complete serial I/O cycle starts with the first rising edge of SCLK after the falling edge of FS/CS and ends 16 (see NOTE) falling edges of SCLK later. The serial interface is very flexible. It works with both CPOL = 0 or CPOL = 1. The interface ignores data if a falling edge arrives before the first rising edge. This means the falling edge of FS/CS may fall while SCLK is high. The same relaxation applies to the rising edge of FS/CS where SCLK may be high or low as long as the last SCLK falling edge happens before the rising edge of FS/CS. Internal Register WRITING TO THE CONVERTER NOTE: There are cases where a cycle is 4 SCLKs or up to 24 SCLKs depending on the read mode combination. See Table 3 for details. The internal register consists of two parts, 4 bits for the command register (CMR) and 12 bits for configuration data register (CFR). Table 3. Command Set Defined by Command Register (CMR) (1) WAKE UP FROM MINIMUM SCLKs D[15:12] HEX COMMAND D[11:0] R/W AUTO NAP REQUIRED 0000b 0h Select analog input channel 0 (2) Don't care Y b 1h Select analog input channel 1 (2) Don't care Y b 2h Reserved Reserved Y b 3h Reserved Reserved Y b 4h Reserved Reserved Y b 5h Reserved Reserved Y b 6h Reserved Reserved Y b 7h Reserved Reserved Y b 8h Reserved Reserved 1001b 9h Reserved Reserved 1010b Ah Reserved Reserved 1011b Bh Wake up Don't care Y 4 W 1100b Ch Read CFR Don't care 16 R 1101b Dh Read data Don't care 16 R 1110 Eh Write CFR CFR Value 16 W 1111b Fh Default mode (load CFR with default value) Don't care Y 4 W (1) When SDO is not in 3-state (FS/CS low and SCLK running), the bits from SDO are always part (depending on how many SCLKs are supplied) of the previous conversion result. (2) These two commands apply to the only. There are two different types of writes to the register, a 4-bit write to the CMR and a full 16-bit write to the CMR plus CFR. The command set is listed in Table 3. A simple command requires only 4 SCLKs and the write takes effect at the 4th falling edge of SCLK. A 16-bit write or read takes at least 16 SCLKs (see Table 5 for exceptions that require more than 16 SCLKs). 28 Submit Documentation Feedback

29 Configuring the Converter and Default Mode READING THE CONFIGURATION REGISTER The converter can be configuring with command 1110b (write to the CFR) or command 1111b (default mode). A write to the CFR requires a 4-bit command followed by 12-bits of data. A 4-bit command takes effect at the 4th falling edge of SCLK. A CFR write takes effect at the 16th falling edge of SCLK. A default mode command can be achieved by simply tying SDI to +VBD. As soon as the chip is selected at least four 1s are clocked in by SCLK. The default value of the CFR is loaded into the CFR at the 4th falling edge of SCLK. CFR default values are all 1s (except for CFR_D1, this bit is ignored by the and is always read as a 0). The same default values apply for the CFR after a power-on reset (POR) and SW reset. The host processor can read back the value programmed in the CFR by issuing command 1100b. The timing is similar to reading a conversion result except CONVST is not used and there is no activity on the /INT pin. The CFR value read back contains the first four MSBs of conversion data plus valid 12-bit CFR contents. SDI BIT CFR - D[11-0] Channel select mode Table 4. Configuration Register (CFR) Map DEFINITION D11 Default = 1 0: Manual channel select enabled. Use channel select commands to 1: Auto channel select enabled. All channels are sampled and access a different channel. converted sequentially until the cycle after this bit is set to 0. D10 Default = 1 D9 Default = 1 Conversion clock (CCLK) source select 0: Conversion clock (CCLK) = SCLK/2 1: Conversion clock (CCLK) = Internal OSC Trigger (conversion start) select: start conversion at the end of sampling (). If D9 = 0, the D4 setting is ignored. 0: Auto trigger automatically starts (4 internal clocks after inactive) 1: Manual trigger manually started by falling edge of CONVST D8 Default = 1 Don't care Don't care D7 Default = 1 D6 Default = 1 D5 Default = 1 D4 Default = 1 D3 Default = 1 D2 Default = 1 Pin 10 polarity select when used as an output (/INT) 0: Active high / INT active high 1: Active low / INT active low Pin 10 function select when used as an output (/INT) 0: Pin used as INT 1: Pin used as Pin 10 I/O select for chain mode operation 0: Pin 10 is used as CDI input (chain mode enabled) 1: Pin 10 is used as /INT output Auto nap powerdown enable/disable (mid voltage and comparator shut down between cycles). This bit setting is ignored if D9 = 0. 0: Auto nap powerdown enabled (not activated) 1: Auto nap powerdown disabled Nap powerdown (mid voltage and comparator shut down between cycles). This bit is set to 1 automatically by wake-up command. 0: Enable/activate device in nap powerdown 1: Remove device from nap powerdown (resume) Deep powerdown. This bit is set to 1 automatically by wake-up command. 0: Enable/activate device in deep powerdown 1: Remove device from deep powerdown (resume) D1 Default = TAG bit enable. This bit is ignored by the and is alway read 0. 0: 1: 0: TAG bit disabled. 1: TAG bit output enabled. TAG bit appears at the 17th SCLK. D0 Default = 1 Reset 0: System reset 1: Normal operation READING CONVERSION RESULT The conversion result is available to the input of the output data register (ODR) at and presented to the output of the output register at the next falling edge of CS or FS. The host processor can then shift the data out via the SDO pin any time except during the quiet zone. This is 20 ns before and 20 ns after the end of sampling () period. End of sampling () is defined as the falling edge of CONVST when manual trigger is used or the end of the 3rd conversion clock (CCLK) after if auto trigger is used. Submit Documentation Feedback 29

Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin.

Pin Configurations Figure2. Pin Configuration of FS2012 (Top View) Table 1 Pin Description Pin Number Pin Name Description 1 GND 2 FB 3 SW Ground Pin. Features Wide 3.6V to 32V Input Voltage Range Output Adjustable from 0.8V to 30V Maximum Duty Cycle 100% Minimum Drop Out 0.6V Fixed 300KHz Switching Frequency 12A Constant Output Current Capability Internal

More information

Microsoft Word - LR1122B-B.doc

Microsoft Word - LR1122B-B.doc UNISONIC TECHNOLOGIES CO., LTD LOW NOISE ma LDO REGULATOR DESCRIPTION The UTC is a typical LDO (linear regulator) with the features of High output voltage accuracy, low supply current, low ON-resistance,

More information

GH1220 Hall Switch

GH1220 Hall Switch Unipolar Hall Switch - Medium Sensitivity Product Description The DH220 is a unipolar h all switch designed in CMOS technology. The IC internally includes a voltage regulator, Hall sensor with dynamic

More information

Microsoft Word - ML63S_8.doc

Microsoft Word - ML63S_8.doc Series DC-DC Converter Application ower Source of ortable roducts almtops ortable Cameras and Video Recorders Wireless mouse and keyboard Ordering Information Features Small number of external components:

More information

Microsoft Word - AP1515V02

Microsoft Word - AP1515V02 Document No. Rev.: V0.20 Page: 1 of 9 Revision History Rev. DRN # History Initiator Effective Date V01 V02 Initial document 黃宗文 Add second package description 葉宗榮 2014/05/15 2015/09/08 Initiator: 雷晨妤 (DCC)

More information

Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family

Cube20S small, speedy, safe Eextremely modular Up to 64 modules per bus node Quick reaction time: up to 20 µs Cube20S A new Member of the Cube Family small, speedy, safe Eextremely modular Up to 64 modules per bus de Quick reaction time: up to 20 µs A new Member of the Cube Family Murrelektronik s modular I/O system expands the field-tested Cube family

More information

Microsoft PowerPoint - STU_EC_Ch08.ppt

Microsoft PowerPoint - STU_EC_Ch08.ppt 樹德科技大學資訊工程系 Chapter 8: Counters Shi-Huang Chen Fall 2010 1 Outline Asynchronous Counter Operation Synchronous Counter Operation Up/Down Synchronous Counters Design of Synchronous Counters Cascaded Counters

More information

HC50246_2009

HC50246_2009 Page: 1 of 7 Date: June 2, 2009 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:

More information

FM1935X智能非接触读写器芯片

FM1935X智能非接触读写器芯片 FM3316/3315 MCU 2017.06 FM3316/3315 MCU 2.21 (http://www.fmsh.com/) FM3316/3315 MCU 2.22 ... 3 1... 4 2... 5 2.1... 5 2.2... 5 2.3... 6 2.3.1... 6 2.3.2... 6 2.4... 9 2.5... 10 2.5.1 LQFP64... 10 2.5.2

More information

OVLFx3C7_Series_A3_bgry-KB.pub

OVLFx3C7_Series_A3_bgry-KB.pub (5 mm) x High brightness with well-defined spatial radiation patterns x U-resistant epoxy lens x Blue, green, red, yellow Product Photo Here Each device in the OLFx3C7 series is a high-intensity LED mounted

More information

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi

iml88-0v C / 8W T Tube EVM - pplication Notes. IC Description The iml88 is a Three Terminal Current Controller (TTCC) for regulating the current flowi iml88-0v C / 8W T Tube EVM - pplication Notes iml88 0V C 8W T Tube EVM pplication Notes Table of Content. IC Description.... Features.... Package and Pin Diagrams.... pplication Circuit.... PCB Layout

More information

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin

iml v C / 0W EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the current flowin iml8683-220v C / 0W EVM - pplication Notes iml8683 220V C 0W EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication Circuit... 3 5. PCB

More information

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur

iml v C / 4W Down-Light EVM - pplication Notes. IC Description The iml8683 is a Three Terminal Current Controller (TTCC) for regulating the cur iml8683-220v C / 4W Down-Light EVM - pplication Notes iml8683 220V C 4W Down Light EVM pplication Notes Table of Content. IC Description... 2 2. Features... 2 3. Package and Pin Diagrams... 2 4. pplication

More information

FM1935X智能非接触读写器芯片

FM1935X智能非接触读写器芯片 FM33A0xx MCU 2017. 05 2.0 1 (http://www.fmsh.com/) 2.0 2 ... 3 1... 4 1.1... 4 1.2... 4 1.3... 5 1.3.1... 5 1.3.2... 5 1.4... 8 1.4.1 LQFP100... 8 1.4.2 LQFP80... 9 1.4.3... 9 2... 15 2.1 LQFP100... 15

More information

HC20131_2010

HC20131_2010 Page: 1 of 8 Date: April 14, 2010 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:

More information

BC04 Module_antenna__ doc

BC04 Module_antenna__ doc http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 1 of 10 http://www.infobluetooth.com TEL:+86-23-68798999 Fax: +86-23-68889515 Page 2 of 10 http://www.infobluetooth.com TEL:+86-23-68798999

More information

Microsoft PowerPoint - Ch5 The Bipolar Junction Transistor

Microsoft PowerPoint - Ch5 The Bipolar Junction Transistor O2005: Electronics The Bipolar Junction Transistor (BJT) 張大中 中央大學通訊工程系 dcchang@ce.ncu.edu.tw 中央大學通訊系張大中 Electronics, Neamen 3th Ed. 1 Bipolar Transistor Structures N P 17 10 N D 19 10 N D 15 10 中央大學通訊系張大中

More information

< B9E2BBFAD7DBBACFCDBCB2E1B6A8B8E52DC7E5CEFAB0E6312E706466>

< B9E2BBFAD7DBBACFCDBCB2E1B6A8B8E52DC7E5CEFAB0E6312E706466> XYR XYR XYR Tel: 00 567068 www.zolix.com.cn 99 Tel: 00 567068 www.zolix.com.cn XYR500 XYR500 XYR000 XYR0000-CH XYmm.5 0 5 z 5 mm 5050 0000 0000 mm 00 00 0000 mm 6.5 76 98 8 Kg 6 8 5 XY/μm 0/5 0XYμm 0.5

More information

. Land Patterns for Reflow Soldering.Recommended Reflow Soldering Conditions (For Lead Free) TYPE PID0703 PID0704 PID1204 PID1205 PID1207 PID1209 L(mm

. Land Patterns for Reflow Soldering.Recommended Reflow Soldering Conditions (For Lead Free) TYPE PID0703 PID0704 PID1204 PID1205 PID1207 PID1209 L(mm .Features: 1.Magnetic Shielded surface mount inductor with high current rating. 2.Low resistance to keep power loss minimum..applications: Excellent for power line DC-DC conversion applications used in

More information

HCD0174_2008

HCD0174_2008 Reliability Laboratory Page: 1 of 5 Date: December 23, 2008 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified

More information

Edge-Triggered Rising Edge-Triggered ( Falling Edge-Triggered ( Unit 11 Latches and Flip-Flops 3 Timing for D Flip-Flop (Falling-Edge Trigger) Unit 11

Edge-Triggered Rising Edge-Triggered ( Falling Edge-Triggered ( Unit 11 Latches and Flip-Flops 3 Timing for D Flip-Flop (Falling-Edge Trigger) Unit 11 Latches and Flip-Flops 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop 11.6 J-K Flip-Flop 11.7 T Flip-Flop 11.8 Flip-Flops with additional Inputs

More information

MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / & 150KW / ( 10 ms ~ 99 hours)

MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / & 150KW / ( 10 ms ~ 99 hours) MODEL 62000H SERIES 5KW / 10KW / 15KW 0 ~ 375A 0 ~ 1000V/2000V( ) : 200/220Vac, 380/400Vac, 440/480Vac 3U/15KW / &150KW / ( 10 ms ~ 99 hours) 10 100 / PROGRAMMABLE DC POWER SUPPLY MODEL 62000H SERIES USB

More information

Microsoft Word - HC20138_2010.doc

Microsoft Word - HC20138_2010.doc Page: 1 of 7 Date: April 26, 2010 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified by the vendor as:

More information

untitled

untitled Portable Electrode B91901070 B91901133 量 ECG 路 更 量 路 performance RF 量 路 Portable Electrode 便利 量 portable electrode 路 濾 濾 行 electrode 類 FM modulation scheme ECG 類 數 RF RF demodulate 利 Elvis Labview ECG

More information

T stg -40 to 125 C V cc 3.8V V dc RH 0 to 100 %RH T a -40 to +125 C -0.3 to 3.6V V -0.3 to VDD+0.3 V -10 to +10 ma = 25 = 3V) VDD

T stg -40 to 125 C V cc 3.8V V dc RH 0 to 100 %RH T a -40 to +125 C -0.3 to 3.6V V -0.3 to VDD+0.3 V -10 to +10 ma = 25 = 3V) VDD 1/16 T stg -40 to 125 C V cc 3.8V V dc RH 0 to 100 %RH T a -40 to +125 C -0.3 to 3.6V V -0.3 to VDD+0.3 V -10 to +10 ma (@T = 25 C, @Vdd = 3V) VDD 1.8 3.0 3.6 V (1) 0.08 0.3 µa Idd 300 450 500 µa 0.25

More information

Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual

Microsoft Word - LD5515_5V1.5A-DB-01 Demo Board Manual Subject LD5515 Demo Board Model Name (5V/1.5A) Key Features Built-In Pump Express TM Operation Flyback topology with PSR Control Constant Voltage Constant Current High Efficiency with QR Operation (Meet

More information

The BIST Scheme for Digital-to Analog converters 1

The BIST Scheme for Digital-to Analog converters 1 The BIST Scheme for Digital-to Analog converters . :... 03.DAC :... 05. :... 08 ( ) :... 08 ( ) :... 08. :... ( ) OP AMP... ( ) Charge Pump Circuit... 3 ( ) Analog Summer Circuit... 4 ( ) CMOS Schmitt

More information

Microsoft PowerPoint - ATF2015.ppt [相容模式]

Microsoft PowerPoint - ATF2015.ppt [相容模式] Improving the Video Totalized Method of Stopwatch Calibration Samuel C.K. Ko, Aaron Y.K. Yan and Henry C.K. Ma The Government of Hong Kong Special Administrative Region (SCL) 31 Oct 2015 1 Contents Introduction

More information

Microsoft PowerPoint - STU_EC_Ch07.ppt

Microsoft PowerPoint - STU_EC_Ch07.ppt 樹德科技大學資訊工程系 Chapter 7: Flip-Flops and Related Devices Shi-Huang Chen Fall 2010 1 Outline Latches Edge-Triggered Flip-Flops Master-Slave Flip-Flops Flip-Flop Operating Characteristics Flip-Flop Applications

More information

untitled

untitled EDM12864-GR 1 24 1. ----------------------------------------------------3 2. ----------------------------------------------------3 3. ----------------------------------------------------3 4. -------------------------------------------------------6

More information

HC70245_2008

HC70245_2008 Reliability Laboratory Page: 1 of 6 Date: September 5, 2008 WINMATE COMMUNICATION INC. 9 F, NO. 111-6, SHING-DE RD., SAN-CHUNG CITY, TAIPEI, TAIWAN, R.O.C. The following merchandise was submitted and identified

More information

P4i45GL_GV-R50-CN.p65

P4i45GL_GV-R50-CN.p65 1 Main Advanced Security Power Boot Exit System Date System Time Floppy Drives IDE Devices BIOS Version Processor Type Processor Speed Cache Size Microcode Update Total Memory DDR1 DDR2 Dec 18 2003 Thu

More information

AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING

AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING AN INTRODUCTION TO PHYSICAL COMPUTING USING ARDUINO, GRASSHOPPER, AND FIREFLY (CHINESE EDITION ) INTERACTIVE PROTOTYPING 前言 - Andrew Payne 目录 1 2 Firefly Basics 3 COMPONENT TOOLBOX 目录 4 RESOURCES 致谢

More information

ESD.xls

ESD.xls Transient Suppressor Reverse Reverse ESD Capacitance Stand-off Beakdown Package Contact/Air Channel Circuit Diagram Pin Configuration Remark CMTLCP020CR35BFE CMTLDF02CR35AFE CMTLDF02CR50BLE CSP020 (pf)

More information

Table of Contents Power Film Capacitors Power Film Capacitors Series Table Product Type Series Voltage Capacitance() Page DC-Link Power Film Capacitors Power Film Capacitors Power Film Capacitors Power

More information

K301Q-D VRT中英文说明书141009

K301Q-D VRT中英文说明书141009 THE INSTALLING INSTRUCTION FOR CONCEALED TANK Important instuction:.. Please confirm the structure and shape before installing the toilet bowl. Meanwhile measure the exact size H between outfall and infall

More information

查询 PA 供应商 a FEATURES AC PERFORMANCE Small Signal Bandwidth: 80 MHz (A V = 1) Slew Rate: 450 V/ s Full Power Bandwidth: 6.8 MHz at 20 V p-p

查询 PA 供应商 a FEATURES AC PERFORMANCE Small Signal Bandwidth: 80 MHz (A V = 1) Slew Rate: 450 V/ s Full Power Bandwidth: 6.8 MHz at 20 V p-p 查询 5962-8964601PA 供应商 a FEATURES AC PERFORMANCE Small Signal Bandwidth: 80 MHz (A V = 1) Slew Rate: 450 V/ s Full Power Bandwidth: 6.8 MHz at 20 V p-p, R L = 500 Fast Settling: for 10 V Step: 110 ns to

More information

Microsoft PowerPoint - ryz_030708_pwo.ppt

Microsoft PowerPoint - ryz_030708_pwo.ppt Long Term Recovery of Seven PWO Crystals Ren-yuan Zhu California Institute of Technology CMS ECAL Week, CERN Introduction 20 endcap and 5 barrel PWO crystals went through (1) thermal annealing at 200 o

More information

MICROCHIP EVM Board : APP APP001 PICmicro Microchip APP001 40pin PDIP PICmicro Design Tips Character LCM Temperature Sensor Application I/O Pi

MICROCHIP EVM Board : APP APP001 PICmicro Microchip APP001 40pin PDIP PICmicro Design Tips Character LCM Temperature Sensor Application I/O Pi MICROCHIP EVM Board : APP001 1-1. APP001 PICmicro Microchip APP001 40pin PDIP PICmicro Design Tips Character LCM Temperature Sensor Application I/O Pin 16 I/O Extension Interface 1-2. APP001 Block_A Block_B

More information

Microsoft Word - PZ series.doc

Microsoft Word - PZ series.doc 叠 层 片 式 铁 氧 体 磁 珠 P 系 列 Multilayer Chip Ferrite Bead P Series Operating Temp. : -4 ~ +8 特 征 FEATUES 内 部 印 有 银 电 极 的 叠 层 结 构, 铁 氧 体 屏 蔽 无 串 扰 Internal silver printed layers and magnetic shielded structures

More information

EMI LOOPS FILTERING EMI ferrite noise suppressors

EMI LOOPS FILTERING EMI ferrite noise suppressors (HighSpeedBoardDesign) (HIGHSPEEDBOARDDESIGN) 1 1 3 1.1 3 1.1.1 3 1.1.2 vs 4 1.1.3 5 1.1.4 8 1.2 9 1.2.1 9 1.2.2 vs 1 1.3 1 1.3.1 11 1.3.1.1 11 1.3.1.2 12 1.3.1.3 12 1.3.1.4 12 1.3.1.5 12 2. 2.1 14 2.1.1

More information

1 VLBI VLBI 2 32 MHz 2 Gbps X J VLBI [3] CDAS IVS [4,5] CDAS MHz, 16 MHz, 8 MHz, 4 MHz, 2 MHz [6] CDAS VLBI CDAS 2 CDAS CDAS 5 2

1 VLBI VLBI 2 32 MHz 2 Gbps X J VLBI [3] CDAS IVS [4,5] CDAS MHz, 16 MHz, 8 MHz, 4 MHz, 2 MHz [6] CDAS VLBI CDAS 2 CDAS CDAS 5 2 32 1 Vol. 32, No. 1 2014 2 PROGRESS IN ASTRONOMY Feb., 2014 doi: 10.3969/j.issn.1000-8349.2014.01.07 VLBI 1,2 1,2 (1. 200030 2. 200030) VLBI (Digital Baseband Convertor DBBC) CDAS (Chinese VLBI Data Acquisition

More information

Chroma 61500/ bit / RMS RMS VA ()61500 DSP THD /61508/61507/61609/61608/ (61500 ) Chroma STEP PULSE : LISTLIST 100 AC DC

Chroma 61500/ bit / RMS RMS VA ()61500 DSP THD /61508/61507/61609/61608/ (61500 ) Chroma STEP PULSE : LISTLIST 100 AC DC MODEL 61509/61508/61507/ 61609/61608/61607 PROGRAMMABLE AC POWER SOURCE MODEL 61509/61508/61507/ 61609/61608/61607 61509/61609: 6kVA 61508/61608: 4.5kVA 61507/61607: 3kVA : 0-175V/0-350V/Auto : DC, 15Hz-2kHz

More information

Microsoft PowerPoint - talk8.ppt

Microsoft PowerPoint - talk8.ppt Adaptive Playout Scheduling Using Time-scale Modification Yi Liang, Nikolaus Färber Bernd Girod, Balaji Prabhakar Outline QoS concerns and tradeoffs Jitter adaptation as a playout scheduling scheme Packet

More information

OA-253_H1~H4_OL.ai

OA-253_H1~H4_OL.ai WARNINGS Note: Read ALL the following BEFORE using this product. Follow all Guidelines at all times while using this product. CAUTION This warning indicates possibility of personal injury and material

More information

Microsoft Word - P SDV series.DOC

Microsoft Word - P SDV series.DOC 片式压敏电阻器 SDV 系列 Chip SDV Series Operating Temp. : -55 ~ +125 特征 SMD 结构适合高密度安装 优异的限压比, 响应时间短 (

More information

untitled

untitled Macroblock 6~36 1A - (PWM) - (PWM) 1,024 3 LED 350mA12V 97% Hysteretic PFM 0.3Ω (UVLO)(Start-Up)(OCP) (TP) LED 6 PCB Mini Small Outline Package GMS : MSOP-8L-118mil Small Outline Package GD: SOP8L-150-1.27

More information

Chapter 24 DC Battery Sizing

Chapter 24  DC Battery Sizing 26 (Battery Sizing & Discharge Analysis) - 1. 2. 3. ETAP PowerStation IEEE 485 26-1 ETAP PowerStation 4.7 IEEE 485 ETAP PowerStation 26-2 ETAP PowerStation 4.7 26.1 (Study Toolbar) / (Run Battery Sizing

More information

bingdian001.com

bingdian001.com .,,.,!, ( ), : r=0, g=0, ( ). Ok,,,,,.,,. (stackup) stackup, 8 (4 power/ground 4,sggssggs, L1, L2 L8) L1,L4,L5,L8 , Oz Oz Oz( )=28.3 g( ), 1Oz, (DK) Cx Co = Cx/Co = - Prepreg/Core pp,,core pp,, pp.,, :,,

More information

untitled

untitled 0755-82134672 Macroblock MBI6655 1 LED Small Outline Transistor 1A 3 LED 350mA 12V97% 6~36 Hysteretic PFM 0.3Ω GSB: SOT-89-5L (Start-Up) (OCP) (TP) LED Small Outline Package 5 MBI6655 LED / 5 LED MBI6655

More information

QQGQ2.E Power Supplies, Information Technology Equipment Including Ele... 1/10

QQGQ2.E Power Supplies, Information Technology Equipment Including Ele... 1/10 QQGQ2.E232014 - Power Supplies, Information Technology Equipment Including Ele... 1/10 QQGQ2.E232014 Power Supplies, Information Technology Equipment Including Electrical Business Equipment - Component

More information

Table of Contents A. Product Outline.. 3 B. Features.. 4 C. Block Diagram... 5 D. Pin Assignments. 6 E. Physical Specifications... 7 F. DC Characteris

Table of Contents A. Product Outline.. 3 B. Features.. 4 C. Block Diagram... 5 D. Pin Assignments. 6 E. Physical Specifications... 7 F. DC Characteris Micro SD Card TM Product Specification Version 1.0 Information in this document is provided in connection with TwinMOS products. No license, express or implied, by estoppels or otherwise, to any intellectual

More information

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi

SPHE8202R Design Guide Important Notice SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provi SPHE8202R Design Guide V2.0 JUN, 2007 19, Innovation First Road Science Park Hsin-Chu Taiwan 300 R.O.C. Tel: 886-3-578-6005 Fax: 886-3-578-4418 Web: www.sunplus.com SPHE8202R Design Guide Important Notice

More information

TX-NR3030_BAS_Cs_ indd

TX-NR3030_BAS_Cs_ indd TX-NR3030 http://www.onkyo.com/manual/txnr3030/adv/cs.html Cs 1 2 3 Speaker Cable 2 HDMI OUT HDMI IN HDMI OUT HDMI OUT HDMI OUT HDMI OUT 1 DIGITAL OPTICAL OUT AUDIO OUT TV 3 1 5 4 6 1 2 3 3 2 2 4 3 2 5

More information

國 立 政 治 大 學 教 育 學 系 2016 新 生 入 學 手 冊 目 錄 表 11 國 立 政 治 大 學 教 育 學 系 博 士 班 資 格 考 試 抵 免 申 請 表... 46 論 文 題 目 申 報 暨 指 導 教 授... 47 表 12 國 立 政 治 大 學 碩 博 士 班 論

國 立 政 治 大 學 教 育 學 系 2016 新 生 入 學 手 冊 目 錄 表 11 國 立 政 治 大 學 教 育 學 系 博 士 班 資 格 考 試 抵 免 申 請 表... 46 論 文 題 目 申 報 暨 指 導 教 授... 47 表 12 國 立 政 治 大 學 碩 博 士 班 論 國 立 政 治 大 學 教 育 學 系 2016 新 生 入 學 手 冊 目 錄 一 教 育 學 系 簡 介... 1 ( 一 ) 成 立 時 間... 1 ( 二 ) 教 育 目 標 與 發 展 方 向... 1 ( 三 ) 授 課 師 資... 2 ( 四 ) 行 政 人 員... 3 ( 五 ) 核 心 能 力 與 課 程 規 劃... 3 ( 六 ) 空 間 環 境... 12 ( 七 )

More information

LH_Series_Rev2014.pdf

LH_Series_Rev2014.pdf REMINDERS Product information in this catalog is as of October 2013. All of the contents specified herein are subject to change without notice due to technical improvements, etc. Therefore, please check

More information

文件名

文件名 Microchip MCP3221 12 I 2 C TM 12 1LSB DNL 2LSB INL 250 A 5nA 1 A I 2 C TM I 2 C 100kHz I 2 C 400kHz 2 8 I 2 C 22.3ksps 2.7V 5.5V 40 +85 40 +125 SOT-23 Microchip MCP3221 12 A/D SOT-23 CMOS MCP3221 250 A

More information

穨control.PDF

穨control.PDF TCP congestion control yhmiu Outline Congestion control algorithms Purpose of RFC2581 Purpose of RFC2582 TCP SS-DR 1998 TCP Extensions RFC1072 1988 SACK RFC2018 1996 FACK 1996 Rate-Halving 1997 OldTahoe

More information

MAX3205Erev1.DS.C

MAX3205Erev1.DS.C 9-336; Rev ; 0/04 ±5kV ESD, (TVS), ESD HDTV PC ( DVI TM HDMI TM ) PC (FireWire USB 2.0) (PCI Express TM,InfiniBand ), ESD, ESD IEC 6000-4-2 ±5kV ±8kV ±5kV ESD TVS ESD, 2pF, 0.05pF, MAX3207 E, USB. USB

More information

RF & MICROWAVE COMPONENTS

RF & MICROWAVE COMPONENTS MICROOT MICROWAVE CO., LTD. RF & MICROWAVE COMPONENTS WWW.MIC-ROOT.COM Catalogue 1. ABOUT MICROOT...3 2. Broadband 90/180deg Hybrid and Coupler...4 3. Broadband Power Divider... 13 4. Filter... 20 5. RF

More information

邏輯分析儀的概念與原理-展示版

邏輯分析儀的概念與原理-展示版 PC Base Standalone LA-100 Q&A - - - - - - - SCOPE - - LA - - ( Embedded ) ( Skew ) - Data In External CLK Internal CLK Display Buffer ASIC CPU Memory Trigger Level - - Clock BUS Timing State - ( Timing

More information

(baking powder) 1 ( ) ( ) 1 10g g (two level design, D-optimal) 32 1/2 fraction Two Level Fractional Factorial Design D-Optimal D

(baking powder) 1 ( ) ( ) 1 10g g (two level design, D-optimal) 32 1/2 fraction Two Level Fractional Factorial Design D-Optimal D ( ) 4 1 1 1 145 1 110 1 (baking powder) 1 ( ) ( ) 1 10g 1 1 2.5g 1 1 1 1 60 10 (two level design, D-optimal) 32 1/2 fraction Two Level Fractional Factorial Design D-Optimal Design 1. 60 120 2. 3. 40 10

More information

Concept of Hyper Kamiokande (20 times Super K) 48m x 50m x 250m x 2 Total mass ~ 1 Mton Photocathode coverage ~40% of surface ~200,000 PMTs => prohibi

Concept of Hyper Kamiokande (20 times Super K) 48m x 50m x 250m x 2 Total mass ~ 1 Mton Photocathode coverage ~40% of surface ~200,000 PMTs => prohibi R&D of a Large Format Hybrid Photo-Detector (HPD) for a Next Generation Water Cherenkov Detector Tokyo - HPK joint R&D program H.Aihara University of Tokyo HPK =Hamamatsu Photonics 1 presented at Next

More information

Embargoed until May 4, 2004 EXPRESS 40 NI HQ 3000 1000 5000 ~ 500 10% / 500 85% NI LabVIEW 7 Express Express EXPRESS : #1 GPS Navigation PC/WWW/Email CD+RW Mobile Phone PDA DVD+RW Satellite Car Alarm/Radio

More information

untitled

untitled Bussmann 电路保护解决方案 Circuit Protection Solutions General Introduction Bussmann... innovative circuit protection Circuit Overload...Electrical and electronic systems can experience it. And so can people.

More information

Tokyo Tech Template

Tokyo Tech Template 2.4GHz CMOS PA,,, 2010/07/21 Contents 1 Introduction 2 PA (Power Amplifier) 2.4GHz : WiMAX, WLAN, Bluetooth Introduction 3 Capacitive cross-coupling Self-biased cascode Schematic 4 Out V DD 2 : 1 V DD

More information

<4D6963726F736F667420506F776572506F696E74202D20B5DAD2BBD5C228B4F2D3A1B0E6292E707074205BBCE6C8DDC4A3CABD5D>

<4D6963726F736F667420506F776572506F696E74202D20B5DAD2BBD5C228B4F2D3A1B0E6292E707074205BBCE6C8DDC4A3CABD5D> Homeworks ( 第 三 版 ):.4 (,, 3).5 (, 3).6. (, 3, 5). (, 4).4.6.7 (,3).9 (, 3, 5) Chapter. Number systems and codes 第 一 章. 数 制 与 编 码 . Overview 概 述 Information is of digital forms in a digital system, and

More information

Current Sensing Chip Resistor

Current Sensing Chip Resistor 承認書 APPROVAL SHEET 廠商 : 客戶 : 麗智電子 ( 昆山 ) 有限公司 核準審核制作核準審核簽收 公 司 章 公 司 章 Liz Electronics (Kunshan) Co., LTD No. 989, Hanpu Road Kunshan City Jiangsu Province China Tel:0086-0512-57780531 Fax:0086-0512-57789581

More information

Microsoft Word - ChineseSATII .doc

Microsoft Word - ChineseSATII .doc 中 文 SAT II 冯 瑶 一 什 么 是 SAT II 中 文 (SAT Subject Test in Chinese with Listening)? SAT Subject Test 是 美 国 大 学 理 事 会 (College Board) 为 美 国 高 中 生 举 办 的 全 国 性 专 科 标 准 测 试 考 生 的 成 绩 是 美 国 大 学 录 取 新 生 的 重 要 依

More information

2/80 2

2/80 2 2/80 2 3/80 3 DSP2400 is a high performance Digital Signal Processor (DSP) designed and developed by author s laboratory. It is designed for multimedia and wireless application. To develop application

More information

Microsoft PowerPoint - CH 04 Techniques of Circuit Analysis

Microsoft PowerPoint - CH 04 Techniques of Circuit Analysis Chap. 4 Techniques of Circuit Analysis Contents 4.1 Terminology 4.2 Introduction to the Node-Voltage Method 4.3 The Node-Voltage Method and Dependent Sources 4.4 The Node-Voltage Method: Some Special Cases

More information

全汉不间断电源 全汉集团始于 1993 Began in 1993 UPS

全汉不间断电源 全汉集团始于 1993 Began in 1993 UPS 全汉不间断电源 全汉集团始于 1993 Began in 1993 UPS 专业卓越共赢 Professional excellence and win-win 目录 about company 1 1-3k 2 6-10k 3 RM 1-3k 4 RM 6-10k 5 RT 1-3K 6 RT 6-10K 7 3/1 10-30K 8 3/3 10-30K 9 3/3 40-200K 10 Mplus

More information

Thin Film Precision Temperature Chip Resistor TPT 2013.xls

Thin Film Precision Temperature Chip Resistor TPT 2013.xls FEATURE Thin Film Passivity NiCr Resistor Very Tight Tolerance from ±0.01%. Extremely Low TCR from ±5ppm/ Wide R-Value Range Rated : 1/32W ~ 1W (0402 ~2512) Applications Medical Equipment Testing / Measurement

More information

Serial ATA ( Silicon Image SiI3114)...2 (1) SATA... 2 (2) B I O S S A T A... 3 (3) RAID BIOS RAID... 5 (4) S A T A... 8 (5) S A T A... 10

Serial ATA ( Silicon Image SiI3114)...2 (1) SATA... 2 (2) B I O S S A T A... 3 (3) RAID BIOS RAID... 5 (4) S A T A... 8 (5) S A T A... 10 Serial ATA ( Silicon Image SiI3114)...2 (1) SATA... 2 (2) B I O S S A T A... 3 (3) RAID BIOS RAID... 5 (4) S A T A... 8 (5) S A T A... 10 Ác Åé å Serial ATA ( Silicon Image SiI3114) S A T A (1) SATA (2)

More information

5991-1117CHCN.indd

5991-1117CHCN.indd 开 关 电 源 测 量 应 用 指 南 使 用 Agilent InfiniiVision 3000/4000 X 系 列 示 波 器 并 结 合 开 关 电 源 测 量 选 件 简 介 配 有 开 关 电 源 测 量 选 件 的 Agilent 3000 和 4000 X 系 列 示 波 器 能 够 提 供 一 个 快 速 且 方 便 的 方 法, 帮 助 您 分 析 开 关 电 源 的 可 靠

More information

Olav Lundström MicroSCADA Pro Marketing & Sales 2005 ABB - 1-1MRS755673

Olav Lundström MicroSCADA Pro Marketing & Sales 2005 ABB - 1-1MRS755673 Olav Lundström MicroSCADA Pro Marketing & Sales 2005 ABB - 1 - Contents MicroSCADA Pro Portal Marketing and sales Ordering MicroSCADA Pro Partners Club 2005 ABB - 2 - MicroSCADA Pro - Portal Imagine that

More information

致 谢 开 始 这 篇 致 谢 的 时 候, 以 为 这 是 最 轻 松 最 愉 快 的 部 分, 而 此 时 心 头 却 充 满 了 沉 甸 甸 的 回 忆 和 感 恩, 一 时 间 竟 无 从 下 笔 虽 然 这 远 不 是 一 篇 完 美 的 论 文, 但 完 成 这 篇 论 文 要 感 谢

致 谢 开 始 这 篇 致 谢 的 时 候, 以 为 这 是 最 轻 松 最 愉 快 的 部 分, 而 此 时 心 头 却 充 满 了 沉 甸 甸 的 回 忆 和 感 恩, 一 时 间 竟 无 从 下 笔 虽 然 这 远 不 是 一 篇 完 美 的 论 文, 但 完 成 这 篇 论 文 要 感 谢 中 国 科 学 技 术 大 学 博 士 学 位 论 文 论 文 课 题 : 一 个 新 型 简 易 电 子 直 线 加 速 器 的 关 键 技 术 研 究 学 生 姓 名 : 导 师 姓 名 : 单 位 名 称 : 专 业 名 称 : 研 究 方 向 : 完 成 时 间 : 谢 家 麟 院 士 王 相 綦 教 授 国 家 同 步 辐 射 实 验 室 核 技 术 及 应 用 加 速 器 物 理 2006

More information

RAID RAID 0 RAID 1 RAID 5 RAID * ( -1)* ( /2)* No Yes Yes Yes A. B. BIOS SATA C. RAID BIOS RAID ( ) D. SATA RAID/AHCI ( ) SATA M.2 SSD ( )

RAID RAID 0 RAID 1 RAID 5 RAID * ( -1)* ( /2)* No Yes Yes Yes A. B. BIOS SATA C. RAID BIOS RAID ( ) D. SATA RAID/AHCI ( ) SATA M.2 SSD ( ) RAID RAID 0 RAID 1 RAID 5 RAID 10 2 2 3 4 * (-1)* (/2)* No Yes Yes Yes A. B. BIOS SATA C. RAID BIOS RAID ( ) D. SATA RAID/AHCI ( ) SATA M.2 SSD ( ) ( ) ( ) Windows USB 1 SATA A. SATASATAIntel SATA (SATA3

More information

1.ai

1.ai HDMI camera ARTRAY CO,. LTD Introduction Thank you for purchasing the ARTCAM HDMI camera series. This manual shows the direction how to use the viewer software. Please refer other instructions or contact

More information

Preface This guide is intended to standardize the use of the WeChat brand and ensure the brand's integrity and consistency. The guide applies to all d

Preface This guide is intended to standardize the use of the WeChat brand and ensure the brand's integrity and consistency. The guide applies to all d WeChat Search Visual Identity Guidelines WEDESIGN 2018. 04 Preface This guide is intended to standardize the use of the WeChat brand and ensure the brand's integrity and consistency. The guide applies

More information

LSC操作说明

LSC操作说明 1 C H R I S T A L P H A 1-4 LSC 型 Part. No. 102041 A L P H A 2-4 LSC 型 Part. No. 10204 冷 冻 干 燥 机 操 作 说 明 新 研 制 的 LSC-8 控 制 器, 具 备 图 形 显 示 功 能, 能 以 数 据 表 形 式 显 示 参 数, 并 可 选 配 控 制 软 件 LSC-8 1/4 VGA 大 屏 幕

More information

Microsoft Word B

Microsoft Word B UNISONIC TECHNOLOGIES CO., LTD PC POWER SUPPLY SUPERVISOR SOP16 DESCRIPTION The UTC 3513 is designed to provide protection circuits, power good output (PGO) indicator, fault protection output () and a

More information

HC20093A_2008

HC20093A_2008 Reliability Laboratory Page: 1 of 6 Date: March 5, 2008 KORENIX TECHNOLOGY., CO. FL 9, NO. 100-1, MIN-CHUAN RD. SHING TIEN CITY, TAIPEI, TAIWAN The following merchandise was submitted and identified by

More information

Microsoft Word - VA REV.A.doc

Microsoft Word - VA REV.A.doc Data Sheet Customer: Product : Multilayer Chip Varistor - VA Series Size: 0402/0405/0508/0603/0612/0805/1206/1210/1812 /2220 Issued Date: 22-Jan-11 Edition : REV.A VIKING TECH CORPORATION 光頡科技股份有限公司 No.70,

More information

Logitech Wireless Combo MK45 English

Logitech Wireless Combo MK45 English Logitech Wireless Combo MK45 Setup Guide Logitech Wireless Combo MK45 English................................................................................... 7..........................................

More information

行业

行业 PCL-1800 PCL-1800 1.1...2 1.1.1 1K FIFO...2 1.1.2...2 1.1.3 16...3 1.1.4...3 1.1.5...3 1.1.6...3 1.2...3 1.3...4 1.4...5 2.1...5 2.2...6 2.2.1...6 2.2.2...6 2.2.3 D/A...7 2.2.4...7 2.2.5 TRIG0 GATE0...8

More information

甄試報告1125.PDF

甄試報告1125.PDF LabVIEW LabVIEW Laboratory Virtual Instrument Engineering Workbench G LabVIEW DAQ LabVIEW LabVIEW LabVIEW LabVIEW ph LabVIEW DAQ LabVIEW PZT LabVIEW / =2 10-8 1 LabVIEW DAQ LabVIEW DAQ DAQ LabVIEW DAQ

More information

P3B-F Pentium III/II/Celeron TM

P3B-F Pentium III/II/Celeron TM P3B-F Pentium III/II/Celeron TM 1999 2 3 4 5 6 7 8 9 10 11 12 1 2 3 4 5 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 13 R PS2 KBMS USB COM1 COM2 JTPWR ATXPWR PWR_FAN CPU_FAN Row 0 1 2 3 4 5 6 7 DSW JP20

More information

coverage2.ppt

coverage2.ppt Satellite Tool Kit STK/Coverage STK 82 0715 010-68745117 1 Coverage Definition Figure of Merit 2 STK Basic Grid Assets Interval Description 3 Grid Global Latitude Bounds Longitude Lines Custom Regions

More information

r_09hr_practical_guide_kor.pdf

r_09hr_practical_guide_kor.pdf PRACTICAL GUIDE TO THE EDIROL R-09HR 3 4 PRACTICAL GUIDE TO THE EDIROL R-09HR 5 Situation 1 6 1 2 3 PRACTICAL GUIDE TO THE EDIROL R-09HR WAV MP3 WAV 24 bit/96 khz WAV 16 bit/44.1 khz MP3 128 kbps/44.1

More information

PTS7_Manual.PDF

PTS7_Manual.PDF User Manual Soliton Technologies CO., LTD www.soliton.com.tw - PCI V2.2. - PCI 32-bit / 33MHz * 2 - Zero Skew CLK Signal Generator. - (each Slot). -. - PCI. - Hot-Swap - DOS, Windows 98/2000/XP, Linux

More information

入學考試網上報名指南

入學考試網上報名指南 入 學 考 試 網 上 報 名 指 南 On-line Application Guide for Admission Examination 16/01/2015 University of Macau Table of Contents Table of Contents... 1 A. 新 申 請 網 上 登 記 帳 戶 /Register for New Account... 2 B. 填

More information

52C-14266-5

52C-14266-5 逻 辑 分 析 仪 基 础 知 识 入 门 手 册 www.tektronix.com.cn/logic_analyzers 15 入 门 手 册 目 录 引 言 3-4 起 源 3 数 字 示 波 器 3 逻 辑 分 析 仪 4 逻 辑 分 析 仪 操 作 5-13 连 接 被 测 系 统 5 探 头 5 设 置 逻 辑 分 析 仪 7 设 置 时 钟 模 式 7 设 置 触 发 7 采 集 状

More information

FILTRON 1. DC AC AC 220V 50HZ 2. 1 1 1 3. / / / / 4. 1) 2 3 4 5 6 5. 6. 7. 8. 9. / 10. 1. 2. 3. 4. 5. 6. 7. DC AC FILTRON DC AC FILTRON DC 12V 12VDC D

FILTRON 1. DC AC AC 220V 50HZ 2. 1 1 1 3. / / / / 4. 1) 2 3 4 5 6 5. 6. 7. 8. 9. / 10. 1. 2. 3. 4. 5. 6. 7. DC AC FILTRON DC AC FILTRON DC 12V 12VDC D 2006 4 27 1 JY FILTRON 1. DC AC AC 220V 50HZ 2. 1 1 1 3. / / / / 4. 1) 2 3 4 5 6 5. 6. 7. 8. 9. / 10. 1. 2. 3. 4. 5. 6. 7. DC AC FILTRON DC AC FILTRON DC 12V 12VDC DC FILTRON AC 24VAC 24VAC AC 24VAC AC

More information

2005 5,,,,,,,,,,,,,,,,, , , 2174, 7014 %, % 4, 1961, ,30, 30,, 4,1976,627,,,,, 3 (1993,12 ),, 2

2005 5,,,,,,,,,,,,,,,,, , , 2174, 7014 %, % 4, 1961, ,30, 30,, 4,1976,627,,,,, 3 (1993,12 ),, 2 3,,,,,, 1872,,,, 3 2004 ( 04BZS030),, 1 2005 5,,,,,,,,,,,,,,,,, 1928 716,1935 6 2682 1928 2 1935 6 1966, 2174, 7014 %, 94137 % 4, 1961, 59 1929,30, 30,, 4,1976,627,,,,, 3 (1993,12 ),, 2 , :,,,, :,,,,,,

More information

操作指导手册

操作指导手册 GLI P53 C P53 ph/orp 1 Adobe Acrobat GLI gliint.com GLI GLI Adobe Adobe adobe.com 2 FMRC 3600 3611 3810 CSA C22.2 142 C22.2 213 EN 61010-1 TB2 TB3 1 2 3 70 3 GLI P53 GLI GLI GLI GLI GLI GLI 4 GLI ph ph

More information

10_DataSheet_LMS-Q1560_xx-xx-2013_PRELIMINARY_IP.indd

10_DataSheet_LMS-Q1560_xx-xx-2013_PRELIMINARY_IP.indd RIEGL LMS-Q56 high laser pulse repetition rate Airborne Laser Scanning Preliminary Data Sheet 富 京 北 斯 有 技 科 德 公 司 限 PRR = khz, laser power level % 6 5 4 5 5 5 5 4 45 5 55 6 65 7 75 8 PRR = 4 khz, laser

More information

DS1870 rev1 DS.C

DS1870 rev1 DS.C Rev 1; 5/4 AB LDMOS ( ) (LUT)256 A/D(ADC) LDMOS RF 13 ADCV CC V D I D1 I D2 ADC Hi/Lo 32 I 2 C TM 8 5V 16 TSSOP -4 C +95 C I 2 C Philips Corp. Maxim Integrated Products, Inc. I 2 C Philips I 2 C Philips

More information

Absolute Maximum Ratings Voltage Range on Any Pin Relative to Ground V to +6.0V Operating Temperature Range (Noncondensing) C to +85 C St

Absolute Maximum Ratings Voltage Range on Any Pin Relative to Ground V to +6.0V Operating Temperature Range (Noncondensing) C to +85 C St 19-6682; Rev 0; 5/13 备 有 评 估 板 DS1339B 概 述 DS1339B 串 行 实 时 时 钟 (RTC) 是 低 功 耗 时 钟 / 日 期 器 件, 带 有 两 路 可 编 程 日 期 / 时 间 计 时 闹 钟 和 一 路 可 编 程 方 波 输 出 通 过 I 2 C 总 线 串 行 传 输 数 据 和 地 址 时 钟 / 日 期 提 供 秒 分 时 星 期 日

More information

HC70044_2008

HC70044_2008 Page: 1 of 9 Date: July 10, 2008 KORENIX TECHNOLOGY CO., LTD. 9 F, NO. 100-1, MING-CHUAN RD., SHIN TIEN CITY, TAIPEI, TAIWAN The following merchandise was submitted and identified by the vendor as: Product

More information