Hi3518EV200 HD IP Camera SoC Hi3516A

Size: px

Start display at page:

Download "Hi3518EV200 HD IP Camera SoC Hi3516A"

圳娄
5 years ago
Views:

1 Hi3518EV200 HD IP Camera SoC Hi3516A

2 60

3 Hi3516CV200 HD IP Camera SoC

4 62

5 Hi3516A Hi3516A Key Specifications Processor Core MHz, 32 KB I-cache, 32 KB D-cache/128 KB L2 cache Neon acceleration, integrated FPU Video Encoding H.264 BP/MP/HP H.265 main profile MJPEG/JPEG baseline encoding Video Encoding Performance A maximum of 5-megapixel resolution for H.264/H.265 encoding Real-time H.264/H.265 encoding of multiple streams: 1080p@30 fps+720p@30 fps+vga@30 fps 1080p@60 fps+vga@30 fps 5-megapixel@30 fps+vga@30 fps JPEG snapshot at 5-megapixel@8 fps Supporting the CBR/VBR bit rate control mode, ranging from 16 kbit/s to 40 Mbit/s Encoding frame rate ranging from 1/16 fps to 60 fps Encoding of eight ROIs Intelligent Video Analysis Integrated IVE, supporting various intelligent analysis applications such as motion detection, boundary security, vehicle license plate recognition, and video diagnosis Video and Graphics Processing 3D denoising, image enhancement, and dynamic contrast enhancement Anti-flicker for output videos and graphics 1/15.99x to 16x video scaling 1/2x to 2x graphics scaling OSD overlay pre-processing for eight regions Video graphics overlaying of two layers (video layer and graphics layer) ISP Adjustable 3A functions (AE, AWB, and AF) Noise reduction in FPN mode Highlight compensation, backlight compensation, gamma correction, and color enhancement Defect pixel correction, denoising, and digital image stabilizer Anti-fog Lens distortion correction Picture rotation by 90 or 270 Mirroring and flipping Digital WDR, frame base/line base WDR, and tone mapping ISP tuning tools for the PC Audio Encoding/Decoding Voice encoding/decoding in compliance with multiple protocols by using software G.711, ADPCM, and G.726 protocols AEC, ANR, and ALC Security Engine Various encryption and decryption algorithms using hardware, such as AES, DES, and 3DES Digital watermark Video Interfaces Input 8-/10-/12-/14-bit RGB Bayer DC timing VI, a maximum of 150 MHz clock frequency BT.601, BT.656 or BT.1120 VI interface MIPI, LVDS/sub-LVDS, and HiSPI Compatibility with mainstream HD CMOS sensors provided by Sony, Aptina, OmniVision, and Panasonic Compatibility with the electrical specifications of parallel and differential interfaces of various sensors Programmable sensor clock output Maximum input resolution of 5 megapixels Output One PAL/NTSC output for automatic load detection One BT.1120/BT.656 VO interface for connecting to an external HDMI or SDI, up to 1080p@60 fps output Audio Interfaces Integrated audio CODEC, supporting 16-bit audio inputs and outputs I2S interface for connecting to an external audio CODEC Peripheral Interfaces POR One integrated high-precision RTC One dual-channel SAR ADC Four UART interfaces One IR interface, three I2C interfaces, four SPI master interfaces, 14 x GPIO interfaces Eight PWM interfaces (four independent interfaces and four multiplexed with other pins)

6 Two SDIO 3.0 interfaces, supporting SDXC One USB 2.0 host/device port RGMII/RMII/MII in 100/1000 Mbit/s full-duplex or halfduplex mode, PHY clock output, and TSO network acceleration External Memory Interfaces DDR3/3L SDRAM interface One 32-bit DDR3/3L interface with the maximum frequency of 600 MHz (1.2 Gbit/s) Maximum capacity of 4 Gbits for a 16-bit DDR Maximum capacity of 8 Gbits for two 16-bit DDRs SPI NOR flash interface 1-, 2-, or 4-wire mode Maximum capacity of 32 MB SPI NAND flash interface Maximum capacity of 4 Gbits NAND flash interface 8-bit data width SLC or MLC 1-, 4-, 8-, or 24-bit ECC Components with 8 GB capacity or larger Maximum capacity of 16 Gbits Booting from the SPI NOR flash, SPI Nand Flash or NAND flash SDK Linux-3.4-based SDK High-performance H.264/H.265 PC decoding library Physical Specifications Power consumption 1.1 typical power consumption@1080p60 Multi-level power-saving mode Operating voltages 1.1 V core voltage 3.3 V I/O voltage and 3.8 V margin voltage 1.35 V or 1.5 V DDR3/3L SDRAM interface voltage Package Body size of 15 mm x 15 mm (0.59 in. x 0.59 in.), 0.65 mm (0.03 in.) ball pitch, TFBGA RoHS

7 Hi3536 H

8 66

9 67

P4i45GL_GV-R50-CN.p65

P4i45GL_GV-R50-CN.p65 1 Main Advanced Security Power Boot Exit System Date System Time Floppy Drives IDE Devices BIOS Version Processor Type Processor Speed Cache Size Microcode Update Total Memory DDR1 DDR2 Dec 18 2003 Thu